

## 4-Mbit (512K x 8) Static RAM

### Features

- Very high speed: 45 ns
  - Wide voltage range: 2.20V – 3.60V
- Pin compatible with CY62148DV30
- Ultra low standby power
  - Typical standby current: 1  $\mu$ A
  - Maximum standby current: 7  $\mu$ A (Industrial)
- Ultra low active power
  - Typical active current: 2 mA @ f = 1 MHz
- Easy memory expansion with  $\overline{CE}$ , and  $\overline{OE}$  features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Available in Pb-free 36-ball VFBGA, 32-pin TSOP II and 32-pin SOIC <sup>[1]</sup> packages


### Functional Description <sup>[2]</sup>

The CY62148EV30 is a high performance CMOS static RAM organized as 512K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH). The eight input and output pins (IO<sub>0</sub> through IO<sub>7</sub>) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation (CE LOW and WE LOW).

To write to the device, take Chip Enable ( $\overline{CE}$ ) and Write Enable (WE) inputs LOW. Data on the eight IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

To read from the device, take Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the IO pins.



### Logic Block Diagram



#### Notes

1. SOIC package is available only in 55 ns speed bin.
2. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at <http://www.cypress.com>.

**Pin Configuration** [1, 3]

**36-Ball VFBGA Pinout**
**Top View**

**32-Pin SOIC/TSOP II Pinout**
**Top View**

**Product Portfolio**

Product	Range	V <sub>CC</sub> Range (V)	Speed (ns)	Power Dissipation								
				Operating I <sub>CC</sub> (mA)				Standby I <sub>SB2</sub> (μA)				
				f = 1 MHz		f = f <sub>max</sub>						
				Min	Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max
CY62148EV30LL	VFBGA	Industrial	2.2	3.0	3.6	45	2	2.5	15	20	1	7
	TSOP II											
CY62148EV30LL	SOIC	Industrial	2.2	3.0	3.6	55	2	2.5	15	20	1	7

**Notes**

3. NC pins are not connected on the die.

4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with Power Applied ..... 55°C to +125°C

Supply Voltage to Ground Potential ..... -0.3V to  $V_{CC(max)}$  + 0.3V

DC Voltage Applied to Outputs in High-Z State <sup>[5, 6]</sup> ..... -0.3V to  $V_{CC(max)}$  + 0.3V

DC Input Voltage <sup>[5, 6]</sup> ..... -0.3V to  $V_{CC(max)}$  + 0.3V

Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... > 2001V (MIL-STD-883, Method 3015)

Latch up Current ..... > 200 mA

## Operating Range

Product	Range	Ambient Temperature	V <sub>CC</sub> <sup>[7]</sup>
CY62148EV30	Industrial	-40°C to +85°C	2.2V to 3.6V

## Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions	45 ns			55 ns <sup>[1]</sup>			Unit	
			Min	Typ <sup>[4]</sup>	Max	Min	Typ <sup>[4]</sup>	Max		
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	2.0			2.0			V	
		I <sub>OH</sub> = -1.0 mA, V <sub>CC</sub> ≥ 2.70V	2.4			2.4			V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA			0.4			0.2	V	
		I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> ≥ 2.70V			0.4			0.4	V	
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.2V to 2.7V	1.8		V <sub>CC</sub> + 0.3V	1.8		V <sub>CC</sub> + 0.3V	V	
		V <sub>CC</sub> = 2.7V to 3.6V	2.2		V <sub>CC</sub> + 0.3V	2.2		V <sub>CC</sub> + 0.3V	V	
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.2V to 2.7V	For VFBGA and TSOP II package	-0.3		0.6			V	
			For SOIC package				-0.3		0.4 <sup>[8]</sup>	V
		V <sub>CC</sub> = 2.7V to 3.6V	For VFBGA and TSOP II package	-0.3		0.8				V
			For SOIC package				-0.3		0.6 <sup>[8]</sup>	V
I <sub>Ix</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1		+1	-1		+1	μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-1		+1	-1		+1	μA	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>max</sub> = 1/t <sub>RC</sub>		15	20		15	20	mA	
		f = 1 MHz		2	2.5		2	2.5		
I <sub>SB1</sub>	Automatic CE Power Down Current — CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ , $V_{IN} \leq 0.2V$ f = f <sub>max</sub> (Address and Data Only), f = 0 (OE and WE), V <sub>CC</sub> = 3.60V		1	7		1	7	μA	
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE Power Down Current — CMOS Inputs	$\overline{CE} \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , f = 0, V <sub>CC</sub> = 3.60V		1	7		1	7	μA	

### Notes

- V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
- V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
- Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
- Under DC conditions the device meets a V<sub>IL</sub> of 0.8V (for V<sub>CC</sub> range of 2.7V to 3.6V) and 0.6V (for V<sub>CC</sub> range of 2.2V to 2.7V). However, in dynamic conditions Input LOW voltage applied to the device must not be higher than 0.6V and 0.4V for the above ranges. This is applicable to SOIC package only. Please refer to AN13470 for details.
- Only chip enable (CE) must be HIGH at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.


**Capacitance** (For All packages) <sup>[10]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC</sub> (typ)	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

**Thermal Resistance** <sup>[10]</sup>

Parameter	Description	Test Conditions	VFBGA Package	TSOP II Package	SOIC Package	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	72	75.13	55	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		8.86	8.95	22	°C/W

**AC Test Loads and Waveforms**




Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

**Data Retention Characteristics** (Over the Operating Range)

Parameter	Description	Conditions	Min	Typ <sup>[4]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.5			V
I <sub>CCDR</sub> <sup>[9]</sup>	Data Retention Current	V <sub>CC</sub> = 1.5V, $\overline{CE} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V		0.8	7	μA
t <sub>CDR</sub> <sup>[10]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[11]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

**Data Retention Waveform**



**Notes**

- 10. Tested initially and after any design or process changes that may affect these parameters.
- 11. Full device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC</sub>(min) ≥ 100 μs or stable at V<sub>CC</sub>(min) ≥ 100 μs.

**Switching Characteristics** (Over the Operating Range) <sup>[12]</sup>


Parameter	Description	45 ns		55 ns <sup>[1]</sup>		Unit
		Min	Max	Min	Max	
<b>Read Cycle</b>						
t <sub>RC</sub>	Read Cycle Time	45		55		ns
t <sub>AA</sub>	Address to Data Valid		45		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid		45		55	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		22		25	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z <sup>[13]</sup>	5		5		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[13, 14]</sup>		18		20	ns
t <sub>LZCE</sub>	$\overline{CE}$ LOW to Low Z <sup>[13]</sup>	10		10		ns
t <sub>HZCE</sub>	$\overline{CE}$ HIGH to High Z <sup>[13, 14]</sup>		18		20	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to Power Up	0		0		ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to Power Up		45		55	ns
<b>Write Cycle <sup>[15]</sup></b>						
t <sub>WC</sub>	Write Cycle Time	45		55		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	35		40		ns
t <sub>AW</sub>	Address Setup to Write End	35		40		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	35		40		ns
t <sub>SD</sub>	Data Setup to Write End	25		25		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[13, 14]</sup>		18		20	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[13]</sup>	10		10		ns

**Notes**


12. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the "AC Test Loads and Waveforms" on page 4.
13. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
14. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enter a high impedance state.
15. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

### Switching Waveforms


Read Cycle No. 1 (Address Transition Controlled) [16, 17]



Read Cycle No. 2 ( $\overline{OE}$  Controlled) [17, 18]





Write Cycle No. 1 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write) [19, 20]



**Notes**

- 16. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$  =  $V_{IL}$ .
- 17.  $\overline{WE}$  is HIGH for read cycles.
- 18. Address valid before or similar to  $\overline{CE}$  transition LOW.
- 19. Data IO is high impedance if  $\overline{OE}$  =  $V_{IH}$ .
- 20. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.
- 21. During this period, the IOs are in output state. Do not apply input signals.

**Switching Waveforms** (continued)

**Write Cycle No. 2 ( $\overline{CE}$  Controlled)** [19, 20]

**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)** [20]

**Truth Table**

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/Power down	Standby ( $I_{SB}$ )
L	H	L	Data Out	Read	Active ( $I_{CC}$ )
L	H	H	High Z	Output Disabled	Active ( $I_{CC}$ )
L	L	X	Data in	Write	Active ( $I_{CC}$ )


**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62148EV30LL-45BVXI	51-85149	36-ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial
	CY62148EV30LL-45ZSXI	51-85095	32-pin Thin Small Outline Package II (Pb-free)	
55	CY62148EV30LL-55SXI	51-85081	32-pin Small Outline Integrated Circuit (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

**Package Diagrams**


**Figure 1. 36-ball VFBGA (6 x 8 x 1 mm), 51-85149**



51-85149-°C

Package Diagrams (continued)


Figure 2. 32-pin TSOP II, 51-85095



51-85095-\*\*

Package Diagrams (continued)

Figure 3. 32-pin (450 MIL) Molded SOIC, 51-85081



51-85081-\*B

MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

Document Title: CY62148EV30 MoBL®, 4-Mbit (512K x 8) Static RAM				
Document Number: 38-05576				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	223225	See ECN	AJU	New data sheet
*A	247373	See ECN	SYT	<p>Changed from Advance Information to Preliminary</p> <p>Moved Product Portfolio to Page 2</p> <p>Changed <math>V_{CC}</math> stabilization time in footnote #7 from 100 <math>\mu</math>s to 200 <math>\mu</math>s</p> <p>Changed <math>I_{CCDR}</math> from 2.0 <math>\mu</math>A to 2.5 <math>\mu</math>A</p> <p>Changed typo in Data Retention Characteristics (<math>t_R</math>) from 100 <math>\mu</math>s to <math>t_{RC}</math> ns</p> <p>Changed <math>t_{OHA}</math> from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin</p> <p>Changed <math>t_{HZOE}</math>, <math>t_{HZWE}</math> from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin</p> <p>Changed <math>t_{SCE}</math> from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin</p> <p>Changed <math>t_{HZCE}</math> from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin</p> <p>Changed <math>t_{SD}</math> from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin</p> <p>Changed <math>t_{DOE}</math> from 15 to 18 ns for 35 ns Speed Bin</p> <p>Changed Ordering Information to include Pb-Free Packages</p>
*B	414807	See ECN	ZSD	<p>Changed from Preliminary information to Final</p> <p>Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court"</p> <p>Removed 35ns Speed Bin</p> <p>Removed "L" version of CY62148EV30</p> <p>Changed ball C3 from DNU to NC.</p> <p>Removed the redundant footnote on DNU.</p> <p>Changed <math>I_{CC}</math> (max) value from 2 mA to 2.5 mA and <math>I_{CC}</math> (Typ) value from 1.5 mA to 2 mA at f=1 MHz</p> <p>Changed <math>I_{CC}</math> (Typ) value from 12 mA to 15 mA at f = <math>f_{max}</math></p> <p>Changed <math>I_{SB1}</math> and <math>I_{SB2}</math> Typ values from 0.7 <math>\mu</math>A to 1 <math>\mu</math>A and Max values from 2.5 <math>\mu</math>A to 7 <math>\mu</math>A.</p> <p>Changed the AC test load capacitance value from 50pF to 30pF.</p> <p>Changed <math>I_{CCDR}</math> from 2.5 <math>\mu</math>A to 7 <math>\mu</math>A.</p> <p>Added <math>I_{CCDR}</math> typical value.</p> <p>Changed <math>t_{LZOE}</math> from 3 ns to 5 ns</p> <p>Changed <math>t_{LZCE}</math> and <math>t_{LZWE}</math> from 6 ns to 10 ns</p> <p>Changed <math>t_{HZCE}</math> from 22 ns to 18 ns</p> <p>Changed <math>t_{PWE}</math> from 30 ns to 35 ns.</p> <p>Changed <math>t_{SD}</math> from 22 ns to 25 ns.</p> <p>Updated the package diagram 36-pin VFBGA from *B to *C</p> <p>Added 32-pin SOIC package diagram and pin diagram</p> <p>Updated the ordering information table and replaced the Package Name column with Package Diagram.</p>
*C	464503	See ECN	NXR	<p>Included Automotive Range in product offering</p> <p>Updated Thermal Resistance table</p> <p>Updated the Ordering Information</p>
*D	833080	See ECN	VKN	<p>Added footnote #8</p> <p>Added <math>V_{IL}</math> spec for SOIC package</p>
*E	890962	See ECN	VKN	<p>Removed Automotive part and its related information</p> <p>Added footnote #2 related to SOIC package</p> <p>Added footnote #9 related to <math>I_{SB2}</math></p> <p>Added AC values for 55 ns Industrial-SOIC range</p> <p>Updated Ordering Information table</p>

<b>Document Title: CY62148EV30 MoBL<sup>®</sup>, 4-Mbit (512K x 8) Static RAM</b>				
<b>Document Number: 38-05576</b>				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
*F	987940	See ECN	VKN	Changed $V_{OL}$ spec from 0.4V to 0.2V for SOIC package at $I_{OL} = 0.1$ mA Changed $V_{IL}$ spec from 0.6V to 0.4V for SOIC package at $V_{CC} = 2.2V$ to 2.7V Updated footnote #8 Made footnote #9 applicable for both $I_{SB2}$ and $I_{CCDR}$