


KK74LS245

Octal 3-State Noninverting Bus Transceiver


These octal bus transceiver are designed for asynchronous two-way communication between data buses. The control function implementation minimized external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level <u>at</u> the directional control (DIR) input. The enable input(E) can be used to disable the device so that the buses are effectively isolated.


- Bidirectional Bus Transceiver in a High-Density 20-Pin Package
- 3-state Outputs Dirve Bus Lines Directly
- P-N-P Inputs D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improve Noise Margins
- Typical Propagation Delay Times; Port to Port ... 8 ns



PIN ASSIGNMENT



LOGIC DIAGRAM



 $PIN 20=V_{CC}$ PIN 10 = GND

FUNCTION TABLE

Control Inputs			
Output Enable	Direction	Operation	
L	L	Data Transmitted from Bus B to Bus A	
L	Н	Data Transmitted from Bus A to Bus B	
Н	X	Buses Isolated (High Impedance State)	

X = don't care



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	7.0	V
$V_{\rm IN}$	Input Voltage	7.0	V
V _{OUT}	Output Voltage	5.5	V
Tstg	Storage Temperature Range	-65 to +150	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
V_{CC}	Supply Voltage	4.75	5.25	V
V_{IH}	High Level Input Voltage	2.0		V
$V_{\rm IL}$	Low Level Input Voltage		0.8	V
I_{OH}	High Level Output Current		-15	mA
I_{OL}	Low Level Output Current		24	mA
T_A	Ambient Temperature Range	0	+70	°C

DC ELECTRICAL CHARACTERISTICS over full operating conditions

				Guaranteed Limit		
Symbol		Parameter	Test Conditions	Min	Max	Unit
V_{IK}	Input Clan	np Voltage	$V_{CC} = min, I_{IN} = -18 \text{ mA}$		-1.5	V
V_{OH}	High Leve	el Output Voltage	$V_{CC} = min, I_{OH} = -1.0 \text{ mA}$	2.7		V
			$V_{CC} = min$, $I_{OH} = -3.0 \text{ mA}$	2.4		
			$V_{CC} = min, I_{OH} = -15 \text{ mA}$	2.0		
V_{OL}	Low Leve	l Output Voltage	$V_{CC} = min, I_{OL} = 12 mA$		0.4	V
			$V_{CC} = min, I_{OL} = 24 \text{ mA}$		0.5	
V_{T+} - V_{T-}	Hysteresis		$V_{CC} = min$	0.2		V
I_{OZH}	Output Off Current HIGH		$V_{CC} = max$, $V_{OUT} = 2.7 \text{ V}$		20	μΑ
I_{OZL}	Output Off Current LOW		$V_{CC} = max$, $V_{OUT} = 0.4 \text{ V}$		-0.2	mA
I_{IH}	High Level Input Current		$V_{CC} = max$, $V_{IN} = 2.7 V$		20	μΑ
			$V_{CC} = \text{max}, V_{IN} = 5.5 \text{ V}$ (A or B)		0.1	mA
			$V_{CC} = max$, $V_{IN} = 7.0 \text{ V}$ for Pin1, Pin 19		0.1	
I_{IL}	Low Level Input Current		$V_{CC} = max$, $V_{IN} = 0.4 \text{ V}$		-0.2	mA
I _O	Output Short Circuit Current		$V_{CC} = max, V_O = 0 V$ (Note 1)	-40	-225	mA
I_{CC}	Supply	Outputs High	$V_{CC} = max$		70	mA
	Current	Outputs Low	Outputs open		90	
		All outputs disable			95	


Note 1: Not more thanone output should be shorted at a time, and duration of the short-circuit should not exceed one second.




$\textbf{AC ELECTRICAL CHARACTERISTICS} \; (T_A = 25 ^{\circ}\text{C}, \, V_{CC} = 5.0 \; V, \, t_r = 15 \; ns,,$

 $t_f = 6.0 \text{ ns}$

Symbol	Parameter	Test Condition	Min	Max	Unit
t _{PLH}	Propagation Delay Time, Low-to-High Level Output (from A or B to Output)			12	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output (from A or B to Output)	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$		12	ns
t _{PZH}	Output Enable Time to High Level (from OE to Output)			40	ns
t _{PZL}	Output Enable Time to Low Level (from OE to Output)			40	ns
t_{PHZ}	Output Disable Time from High Level (from OE to Output)	$C_L = 5 pF$		25	ns
t_{PLZ}	Output Disable Time from Low Level (from OE to Output)	$R_L = 667 \Omega$		25	ns






 $\begin{array}{l} t_{PZL} \text{ - } S1 \text{ closed, } S2 \text{ opened} \\ t_{PZH} \text{ - } S1 \text{ opened, } S2 \text{ closed} \\ t_{PLZ}, t_{PHZ} \text{ - } S1 \text{ and } S2 \text{ closed} \end{array}$

Figure 1. Switching Waveforms (See Figure 3)

Figure 2. Switching Waveforms (See Figure 4)







Figure 3. Test Circuit




NOTES A. C_L includes probe and jig capacitance. B. All diodes are 1N916 or 1N3064.

Figure 4. Test Circuit





EXPANDED LOGIC DIAGRAM






N SUFFIX PLASTIC DIP (MS - 001AD)






 $1. \ \ \, \text{Dimensions "A", "B" do not include mold flash or protrusions.}$

Maximum mold flash or protrusions 0.25 mm (0.010) per side.



1				
	Dimension, mm			
Symbol	MIN MAX			
A	24.89	26.92		
В	6.1	7.11		
С		5.33		
D	0.36	0.56		
F	1.14	1.78		
G	2.54			
Н	7.62			
J	0°	10°		
K	2.92	3.81		
L	7.62	8.26		
M	0.2	0.36		
N	0.38			

D SUFFIX SOIC (MS - 013AC)



NOTES:

- 1. Dimensions A and B do not include mold flash or protrusion.
- 2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B 0.25 mm (0.010) per side.



	_		
	Dimension, mm		
Symbol	MIN	MAX	
A	12.6	13	
В	7.4	7.6	
C	2.35	2.65	
D	0.33	0.51	
F	0.4	1.27	
G	1.27		
Н	9.53		
J	0°	8°	
K	0.1	0.3	
M	0.23	0.32	
P	10	10.65	
R	0.25	0.75	