16-bit Microcontroller

CMOS

F²MC-16LX MB90335 Series

MB90337/F337/V330A

■ DESCRIPTION

The MB90335 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also Mini-HOST operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC* family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

Note: F2MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

- Clock
 - Built-in oscillation circuit and PLL clock frequency multiplication circuit
 - Oscillation clock
 - The main clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
 - Clock for USB is 48 MHz
 - Machine clock frequency of 6 MHz, 12 MHz or 24 MHz selectable
 - Minimum execution time of instruction : 41.6 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating Vcc = 3.3 V)
- The maximum memory space:16 Mbytes
- 24-bit addressing
- Bank addressing

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page URL: http://edevice.fujitsu.com/micom/en-support/

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

• Instruction system

- · Data types: Bit, Byte, Word, Long word
- Addressing mode (23 types)
- Enhanced high-precision computing with 32-bit accumulator
- Enhanced Multiply/Divide instructions with sign and the RETI instruction

• Instruction system compatible with high-level language (C language) and multi-task

- Employing system stack pointer
- Instruction set symmetry and barrel shift instructions

Program Patch Function (2 address pointer)

• 4-byte instruction queue

Interrupt function

- · Priority levels are programmable
- 20 interrupts function

• Data transfer function

- Extended intelligent I/O service function (EI2OS): Maximum of 16 channels
- μDMAC : Maximum 16 channels

• Low Power Consumption Mode

- Sleep mode (with the CPU operating clock stopped)
- Time-base timer mode (with the oscillator clock and time-base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)

Package

• LQFP-64P (FPT-64P-M09 : 0.65 mm pin pitch)

Process : CMOS technology

• Operation guaranteed temperature: -40 °C to +85 °C (0 °C to +70 °C when USB is in use)

■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

• I/O port : Max 45 ports

Time-base timer : 1channel
Watchdog timer : 1 channel
16-bit reload timer : 1 channel

• Multi-functional timer

- 8/16-bit PPG timer (8-bit × 4 channels or 16-bit × 2 channels) the period and duty of the output pulse can be set by the program.
- 16-bit PWC timer: 1 channel
 Timer function and pulse width measurement function

UART: 2 channels

- Equipped with Full duplex double buffer with 8-bit length
- Asynchronous transfer or clock-synchronous serial (extended I/O serial) transfer can be set.
- Extended I/O serial interface : 1 channel

• DTP/External interrupt circuit (8 channels)

- Activate the extended intelligent I/O service by external interrupt input
- · Interrupt output by external interrupt input

• Delayed interrupt output module

· Output an interrupt request for task switching

• USB: 1 channel

- USB function (conform to USB 2.0 Full Speed)
- Full Speed is supported/Endpoint are specifiable up to six.
- Dual port RAM (The FIFO mode is supported).
- Transfer type: Control, Interrupt, Bulk or Isochronous transfer possible
- USB Mini-HOST function

• I2C* Interface: 1 channel

- Supports Intel SM bus standards and Phillips I²C bus standards
- Two-wire data transfer protocol specification
- Master and slave transmission/reception

*: I2C license:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Phillips.

■ PRODUCT LINEUP


Part number	MB90V330A	MB90F337	MB90337		
Туре	For evaluation	Built-in Flash Memory	Built-in MASK ROM		
ROM capacity	No	64 Kbytes			
RAM capacity	28 Kbytes	4 Kbytes			
Emulator-specific power supply *	Used bit	_	-		
CPU functions	Number of basic instructions Minimum instruction execution time Addressing type Program Patch Function Maximum memory space	 : 351 instructions : 41.6 ns / at oscillation of 6 MHz (When 4 times are used : Machine clock of 24 MHz : 23 types : For 2 address pointers : 16 Mbytes 			
Ports	I/O Ports(CMOS) 45 ports				
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable. It can also be used for I/O serial. Built-in special baud-rate generator Built-in 2 channels				
16-bit reload timer	16-bit reload timer operation Built-in 1 channel				
Multi-functional timer	8/16-bit PPG timer (8-bit mod 16-bit PWC timer × 1 channe		e × 2 channels)		
DTP/External interrupt	8 channels Interrupt factor : "L"→"H" edg	ge /"H"→"L" edge /"L" level /"	H" level selectable		
I ² C	1 channel				
Extended I/O serial interface	1 channel				
USB	1 channel USB function (conform to USB 2.0 Full Speed) USB Mini-HOST function				
Withstand voltage of 5 V	8 ports (Excluding UTEST ar	nd I/O for I ² C)			
Low Power Consumption Mode	Sleep mode/Timebase timer	mode/Stop mode/CPU inter	mittent mode		
Process	CMOS				
Operating voltage Vcc	3.3 V \pm 0.3 V (at maximum m	nachine clock 24 MHz)			

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

■ PACKAGES AND PRODUCT MODELS

Package	MB90337	MB90F337	MB90V330A	
FPT-64P-M09 (LQFP-0.65 mm)	0	0	×	
PGA-299C-A01 (PGA)	X	X	0	

 \circ : Yes \times : No



■ PIN DESCRIPTION


Pin no.	Pin name	I/O Circuit type*	Status at reset/ function	Function
46 , 47	X0, X1	А	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the X1 pin side unconnected.
23	RST	F	Reset input	External reset input pin.
25 to 32	P00 to P07	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)
33 to 40	P10 to P17	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)
41 to 44	P20 to P23	D		General purpose input/output port.
45	P24	D		General purpose input/output port.
40	PPG0			Functions as output pins of PPG timers ch.0.
51 to 53	P25 to P27	D		General purpose input/output port.
31 10 33	PPG1 to PPG3			Functions as output pins of PPG timers ch.1 to ch.3.
62	P40	H		General purpose input/output port.
02	TIN0			Function as event input pin of 16-bit reload timer.
63	P41	Н		General purpose input/output port.
	TOT0		Port input	Function as output pin of 16-bit reload timer.
11	P42	Н	(Hi-Z)	General purpose input/output port.
	SIN0			Functions as a data input pin for UART ch.0.
12	P43	Н		General purpose input/output port.
12	SOT0			Functions as a data output pin for UART ch.0.
13	P44	Н		General purpose input/output port.
.0	SCK0			Functions as a clock I/O pin for UART ch.0.
14	P45	н		General purpose input/output port.
	SIN1			Functions as a data input pin for UART ch.1.
15	P46	Н		General purpose input/output port.
10	SOT1			Functions as a data output pin for UART ch.1.
16	P47	Н		General purpose input/output port.
	SCK1			Functions as a clock I/O pin for UART ch.1.
50	P50	K		General purpose input/output port.
64	P51	K		General purpose input/output port.
17, 18	P52, P53	K		General purpose input/output port.
24	P54	K		General purpose input/output port.

(Continued	Pin name	I/O Circuit type*	Status at reset/ function	Function
E4 EE	P60, P61	С		General purpose input/output port (withstand voltage of 5 V).
54, 55	INT0, INT1			Functions as the input pin for external interrupt ch.0 and ch.1.
	P62			General purpose input/output port (withstand voltage of 5 V).
56	INT2	С		Functions as the input pin for external interrupt ch.2.
	SIN			Data input pin for extended I/O serial interface.
	P63			General purpose input/output port (withstand voltage of 5 V).
57	INT3	С		Functions as the input pin for external interrupt ch.3.
	SOT			Data output pin for extended I/O serial interface.
	P64			General purpose input/output port (withstand voltage of 5 V).
58	INT4	С		Functions as the input pin for external interrupt ch.4.
	SCK		Port input	Clock I/O pin for extended I/O serial interface.
	P65		(Hi-Z)	General purpose input/output port (withstand voltage of 5 V).
59	INT5	С		Functions as the input pin for external interrupt ch.5.
	PWC			Functions as the PWC input pin.
	P66		1	General purpose input/output port (withstand voltage of 5 V).
	INT6			Functions as the input pin for external interrupt ch.6.
60	SCL0	С		Functions as the input/output pin for I ² C interface clock. The port output must be placed in Hi-Z state during I ² C interface operation.
	P67			General purpose input/output port (withstand voltage of 5 V) .
61	INT7	С		Functions as the input pin for external interrupt ch.7.
01	SDA0			Functions as the I ² C interface data input/output pin. The port output must be placed in Hi-Z state during I ² C interface operation.
1	UTEST	С	UTEST input	USB test pin. Connect this to a pull-down resistor during normal usage.
3	DVM	J		USB function D – pin.
4	DVP	J	USB input	USB function D + pin.
7	HVM	J	(SUSPEND)	USB Mini-HOST D – pin.
8	HVP	J		USB Mini-HOST D + pin.
10	HCON	E	High output	External pull-up resistor connection pin.
21, 22	MD1, MD0	В	Mode input	Input pin for selecting operation mode.
20	MD2	G	wode input	pin for selecting operation mode.
5	Vcc			Power supply pin.
9	Vcc	_		Power supply pin.
49	Vcc		Power	Power supply pin.
2	Vss	_	supply	Power supply pin (GND).
6	Vss	_	1.6.7	Power supply pin (GND).
19	Vss	_		Power supply pin (GND).
48	Vss	_		Power supply pin (GND).

^{* :} For circuit information, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	Clock input Standby control signal	 Oscillation feedback resistor of approx. 1 MΩ With standby control
В	CMOS hysteresis input	CMOS hysteresis input
С	N-ch Nout TO CMOS hysteresis input Standby control signal	CMOS hysteresis input N-ch open drain output
D	P-ch Pout N-ch Nout CMOS hysteresis input Standby control signal	CMOS output CMOS hysteresis input (With input interception function at standby) Notes: Share one output buffer because both output of I/O port and internal resource are used. Share one input buffer because both input of I/O port and internal resource are used.
E	P-ch Pout N-ch Nout	CMOS output
F	CMOS hysteresis input	CMOS hysteresis input with pull-up resistor
G	CMOS hysteresis input	 CMOS hysteresis input with pull-down resistor of approx. 50 kΩ Flash product is not provided with pull-down resistor.



■ HANDLING DEVICES

1. Preventing latch-up and turning on power supply

latch-up may occur on CMOS IC under the following conditions:

- If a voltage higher than Vcc or lower than Vss is applied to input and output pins.
- A voltage higher than the rated voltage is applied between Vcc and Vss.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When using CMOS IC, take great care to prevent the occurrence of latch-up.


2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k Ω . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

3. About the attention when the external clock is used

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When suing an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.



4. Treatment of power supply pins (Vcc/Vss)

In products with multiple Vcc or Vss pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between Vcc and Vss pins near this device.

5. About crystal oscillator circuit

Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0 and X1 pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

6. Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu Microelectronics will not guarantee results of operations if such failure occurs.


7. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. For stabilization reference, the supply voltage should be stabilized so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power supply switching.

8. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage Vcc is between 3.13 V and 3.6 V. For normal writing to flash memory, always make sure that the operating voltage Vcc is between 3.0 V and 3.6 V.

■ BLOCK DIAGRAM




^{*:} Channel for use in 8-bit mode. 2 channels (ch.1, ch.3) are used in 16-bit mode.

Note: I/O ports share pins with peripheral function (resources).

For details, refer to "■ PIN ASSIGNMENT" and "■ PIN DESCRIPTION".

Note also that pins used for peripheral function (resources) cannot serve as I/O ports.

■ MEMORY MAP




Notes: • When the ROM mirror function register has been set, the mirror image data at upper addresses ("FF8000H to FFFFFH") of bank FF is visible from the upper addresses ("008000H to 00FFFFH") of bank 00.

- The ROM mirror function is effective for using the C compiler small model.
- The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
- When the C compiler small model is used, the data table mirror image can be shown at "008000H to 00FFFFH" by storing the data table at "FF8000H to FFFFFFH".


 Therefore, data tables in the ROM area can be referred without declaring the far addressing with the pointer.

■ F²MC-16L CPU PROGRAMMING MODEL


· Dedicated register



• General purpose registers



Processor status



■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value			
000000н	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXXB			
000001н	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXXB			
000002н	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXXB			
000003н		Prohibited						
000004н	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXXB			
000005н	PDR5	Port 5 Data Register	R/W	Port 5	XXXXX _B			
000006н	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXXB			
000007н to 00000Fн		Prohibite	ed					
000010н	DDR0	Port 0 Direction Register	R/W	Port 0	0 0 0 0 0 0 0 0в			
000011н	DDR1	Port 1 Direction Register	R/W	Port 1	0 0 0 0 0 0 0 0в			
000012н	DDR2	Port 2 Direction Register	R/W	Port 2	0 0 0 0 0 0 0 0в			
000013н		Prohibite	ed					
000014н	DDR4	Port 4 Direction Register	R/W	Port 4	0 0 0 0 0 0 0 0в			
000015н	DDR5	Port 5 Direction Register	R/W	Port 5	ОООООВ			
000016н	DDR6	Port 6 Direction Register	R/W	Port 6	0 0 0 0 0 0 0 0в			
000017н to		Prohibite	ed					
00001Ан 00001Вн	ODR4	Port 4 Output Pin Register	R/W	Port 4 (Open-drain control)	0 0 0 0 0 0 0 0 0в			
00001Сн	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	0 0 0 0 0 0 0 0в			
00001Dн	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	0 0 0 0 0 0 0 0в			
00001Ен		Dod 2.5	1					
00001Fн		Prohibite	ea					
000020н	SMR0	Serial Mode Register 0	R/W		0 0 1 0 0 0 0 0в			
000021н	SCR0	Serial Control Register 0	R/W		00000100в			
000000	SIDR0	Serial Input Data Register 0	R	UART0	VVVVVVVV			
000022н	SODR0	Serial Output Data Register 0	W		XXXXXXX			
000023н	SSR0	Serial Status Register 0	R/W	-	0 0 0 0 1 0 0 0в			
000024н	UTRLR0	UART Prescaler Reload Register 0	R/W	Communication	0 0 0 0 0 0 0 0в			
000025н	UTCR0	UART Prescaler Control Register 0	R/W	Prescaler (UART0)	0 0 0 0 - 0 0 0в			
000026н	SMR1	Serial Mode Register 1	R/W		0 0 1 0 0 0 0 0в			
000027н	SCR1	Serial Control Register 1	R/W	UART1	0 0 0 0 0 1 0 0в			
000000	SIDR1	Serial Input Data Register 1	R		VVVVVVV			
000028н	SODR1	Serial Output Data Register 1	W		XXXXXXXXB			
000029н	SSR1	Serial Status Register 1	R/W		0 0 0 0 1 0 0 0в			

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value			
00002Ан	UTRLR1	UART Prescaler Reload Register 1	R/W	Communication	0 0 0 0 0 0 0 0в			
00002Вн	UTCR1	UART Prescaler Control Register 1	R/W	Prescaler (UART1)	0 0 0 0 - 0 0 Ов			
00002Сн		,		<u> </u>	'			
to		Prohibited						
00003Вн		T		T				
00003Сн	ENIR	DTP/Interrupt Enable Register	R/W		0 0 0 0 0 0 0 0в			
00003Dн	EIRR	DTP/Interrupt source Register	R/W	DTP/External	0 0 0 0 0 0 0 0в			
00003Ен	ELVR	Request Level Setting Register Lower	R/W	interrupt	0 0 0 0 0 0 0 0в			
00003Fн	22710	Request Level Setting Register Upper	R/W		0 0 0 0 0 0 0 0в			
000040н								
to		Prohibited						
000045н	DDCCC	DDCC Constitution Made Constant Descriptor	DAM	DDC -t- 0	000 0 00004			
000046н	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch.0	0X0 0 0XX1 _B			
000047н	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch.1	0Х0 0 0 0 1в			
000048н	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch.2	0Х0 0 0ХХ1в			
000049н	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch.3	0Х0 0 0 0 0 1в			
00004Ан		Prohibited						
00004Вн								
00004Сн	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch.0/ch.1	0 0 0 0 0 0XXB			
00004Дн		Prohibited						
00004Ен	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch.2/ch.3	0 0 0 0 0 0 ХХв			
00004Fн								
to		Prohibited						
000057н		1		T	100000000			
000058н	SMCS	Serial Mode Control Status Register	R/W	Extended Serial	ХХХХО О О Ов			
000059н		-		I/O	0 0 0 0 0 0 1 Ов			
00005Ан	SDR	Serial Data Register	R/W		XXXXXXXXB			
00005Вн	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0ХХХО О О Ов			
00005Сн	PWCSR	PWC Control Status Register	R/W		0 0 0 0 0 0 0 0в			
00005Dн	FWCSK	FWC Control Status Register	IN/ V V	40.1.7	0 0 0 0 0 0 0 X _B			
00005Ен	DWOD	DIMO Data Buffan Basistan	DAM	16-bit PWC Timer	0 0 0 0 0 0 0 0в			
00005Fн	PWCR	PWC Data Buffer Register	R/W	F VVC Timei	0 0 0 0 0 0 0 0в			
000060н	DIVR	PWC Dividing Ratio Control Register	R/W		0 O _B			
000061н		Prohibited		ı	1			
000062н			.		0 0 0 0 0 0 0 0в			
000063н	TMCSR0	Timer Control Status Register	R/W		XXXX 0 0 0 0 _B			
	TMR0	16-bit Timer Register Lower	R	16-bit Reload Timer	XXXXXXXXB			
000064н	TMRLR0	16-bit Reload Register Lower	W		XXXXXXXX			
	TMR0	16-bit Timer Register Upper	R		XXXXXXXX			
000065н	TMRLR0	16-bit Reload Register Upper	W		XXXXXXXX			
		ziv reseau registor Oppor	• • • • • • • • • • • • • • • • • • • •	<u> </u>	(Continued)			

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000066н to 00006Ен		Prohibited			
00006Fн	ROMM	ROM Mirroring Function Selection Register	W	ROM Mirror Function Selection Module	1 1в
000070н	IBSR0	I ² C Bus Status Register	R		00000000
000071н	IBCR0	I ² C Bus Control Register	R/W		0 0 0 0 0 0 0 0 0в
000072н	ICCR0	I ² C Bus Clock Control Register	R/W	I ² C Bus Interface	XX 0 XXXXXB
000073н	IADR0	I ² C Bus Address Register	R/W		XXXXXXXX
000074н	IDAR0	I ² C Bus Data Register	R/W		XXXXXXXX
000075н to 00009Ан		Prohibited	1		
00009Вн	DCSR	DMA Descriptor Channel Specification Register	R/W	51410	0 0 0 0 0 0 0 0 0в
00009Сн	DSRL	DMA Status Register Lower	R/W	μDMAC	0 0 0 0 0 0 0 0 0в
00009Dн	DSRH	DMA Status Register Upper	R/W		0 0 0 0 0 0 0 0 B
00009Ен	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	0 0 0 0 0 0 0 0 0в
00009Fн	DIRR	Delayed Interrupt Source generate/ release Register	R/W	Delayed Interrupt	Ов
0000А0н	LPMCR	Low Power Consumption Mode Control Register	R/W	Low Power Consumption control circuit	0 0 0 1 1 0 0 0в
0000А1н	CKSCR	Clock Selection Register	R/W	Clock	11111100в
0000A2н 0000A3н		Prohibited	1		,
0000А4н	DSSR	DMA Stop Status Register	R/W	μDMAC	00000000
0000A5н to 0000A7н		Prohibited			
0000А8н	WDTC	Watchdog Timer Control Register	R/W	Watchdog Timer	X - XXX 1 1 1в
0000А9н	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 0 0 1 0 Ов
0000ААн			1	L	ı
0000АВн	Prohibited				
0000АСн	DERL	DMA Enable Register Lower	R/W		00000000
0000АДн	DERH	DMA Enable Register Upper	R/W	μDMAC	0 0 0 0 0 0 0 0в
0000АЕн	FMCS	Flash Memory Control Status Register	R/W	Flash Memory I/F	0 0 0 X 0 0 0 0 _B
0000АГн		Prohibited		1	1

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000В0н	ICR00	Interrupt Control Register 00	R/W		00000111в
0000В1н	ICR01	Interrupt Control Register 01	R/W		00000111В
0000В2н	ICR02	Interrupt Control Register 02	R/W		00000111в
0000ВЗн	ICR03	Interrupt Control Register 03	R/W		00000111в
0000В4н	ICR04	Interrupt Control Register 04	R/W		00000111В
0000В5н	ICR05	Interrupt Control Register 05	R/W		00000111в
0000В6н	ICR06	Interrupt Control Register 06	R/W		00000111в
0000В7н	ICR07	Interrupt Control Register 07	R/W	Interrupt	00000111В
0000В8н	ICR08	Interrupt Control Register 08	R/W	Controller	00000111в
0000В9н	ICR09	Interrupt Control Register 09	R/W		00000111в
0000ВАн	ICR10	Interrupt Control Register 10	R/W		00000111в
0000ВВн	ICR11	Interrupt Control Register 11	R/W		00000111в
0000ВСн	ICR12	Interrupt Control Register 12	R/W		00000111в
0000ВDн	ICR13	Interrupt Control Register 13	R/W		00000111в
0000ВЕн	ICR14	Interrupt Control Register 14	R/W	1	00000111в
0000ВFн	ICR15	Interrupt Control Register 15	R/W		00000111в
0000С0н	HCNT0	Host Control Register 0	R/W		0 0 0 0 0 0 0 0в
0000С1н	HCNT1	Host Control Register 1	R/W		0000001в
0000С2н	HIRQ	Host Interruption Register	R/W		0 0 0 0 0 0 0 0в
0000СЗн	HERR	Host Error Status Register	R/W		0000011в
0000С4н	HSTATE	Host State Status Register	R/W		ХХ 0 1 0 0 1 0в
0000С5н	HFCOMP	SOF Interrupt FRAME Compare Register	R/W		0 0 0 0 0 0 0 0 0в
0000С6н			R/W	LIOD MILITIOOT	0 0 0 0 0 0 0 0в
0000С7н	HRTIMER	Retry Timer Setting Register	R/W	USB Mini-HOST	0 0 0 0 0 0 0 0в
0000С8н			R/W		XXXXXX 0 0 _B
0000С9н	HADR	Host Address Register	R/W		Х 0 0 0 0 0 0 0в
0000САн	HEOF	EOF Setting Register	R/W		0 0 0 0 0 0 0 0в
0000СВн	HEOF	EOF Setting Register	R/W		XX 0 0 0 0 0 0 _B
0000ССн	HFRAME	EDAME Setting Degister	R/W		0 0 0 0 0 0 0 0в
0000СДн	HEKAIVIE	FRAME Setting Register	R/W		XXXXX 0 0 0 _B
0000СЕн	HTOKEN	Host Token End Point Register	R/W		0 0 0 0 0 0 0 0в
0000СFн		Prohibited	d		
0000D0н	UDCC	UDC Control Register	R/W	USB Function	1 0 1 0 0 0 0 0в
0000D1н	ODCC	ODO CONTION Register	R/W	USB FUNCTION	0 0 0 0 0 0 0 0в

DOOOD3H	Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000001231	0000D2н	EDOC	EDO Control Bogistor	R/W		0 1 0 0 0 0 0 0в
DOODDSH	0000Д3н	EFUC	Ero Control Register	R/W		XXXX 0 0 0 0 _B
000005h	0000Д4н	ED1C	ED1 Control Bogistor	R/W	1	0 0 0 0 0 0 0 0 0в
DOUODDH	0000Д5н	EPIC	EP i Control Register	R/W	1	0 1 1 0 0 0 0 1в
000007h EP3C EP3 Control Register R/W 01100000 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000Д6н	EDOC	ED2 Control Pogistor	R/W	1	0 1 0 0 0 0 0 0в
DOOODBH	0000D7н	EP2C	EP2 Control Register	R/W	1	0 1 1 0 0 0 0 0в
0000D9H	0000Д8н	ED2C	ED2 Control Bogistor	R/W	1	0 1 0 0 0 0 0 0в
DOUDDBH	0000D9н	EPSC	EF3 Control Register	R/W	1	0 1 1 0 0 0 0 0в
D000DBH EP5C	0000Дн	ED4C	ED4 Control Bogistor	R/W	1	0 1 0 0 0 0 0 0в
0000DDH EPSC EP5 Control Register R/W 0000DEH TMSP Time Stamp Register R 0000E0H UDCS UDC Status Register R/W 0000E0H UDCIE UDC Interrupt Enable Register R/W 0000E2H EP0IS EP0I Status Register R/W 0000E3H EP0IS EP0I Status Register R/W 0000E4H EP0S EP0 Status Register R/W 0000E7H EP1S EP1 Status Register R/W 0000E9H EP2S EP2 Status Register R/W 0000E9H EP3S EP3 Status Register R/W 0000E0H EP4S EP4 Status Register R 0000EH EP5S EP5 Status Register R/W 0000EH EP5S EP5 Status Register R/W 0000EH EP5S EP5 Status Register R/W 0000EH EP6DT EP0 Data Register R/W 0000F3H EP1DT EP1 Data Register R/W 0000F5H EP2DT </td <td>0000ДВн</td> <td>EP4C</td> <td>EF4 Control Register</td> <td>R/W</td> <td></td> <td>0 1 1 0 0 0 0 0в</td>	0000ДВн	EP4C	EF4 Control Register	R/W		0 1 1 0 0 0 0 0в
March Mar	0000DСн	EDEC	EDE Control Docietor	R/W		0 1 0 0 0 0 0 0в
TMSP	0000DDн	EPSC	EP5 Control Register	R/W	1	0 1 1 0 0 0 0 0в
0000DFH UDCS UDC Status Register R/W 0000E0H UDCIE UDC Interrupt Enable Register R/W 0000E2H UDCIE UDC Interrupt Enable Register R/W 0000E3H EP0IS EP0I Status Register R/W 0000E3H EP0OS EP0O Status Register R/W 0000E6H EP1S EP1 Status Register R 0000E7H EP2S EP2 Status Register R 0000E8H EP2S EP2 Status Register R 0000E9H EP3S EP3 Status Register R 0000E0H EP4S EP4 Status Register R 0000E0H EP4S EP4 Status Register R 0000E0H EP4S EP5 Status Register R 0000E7H EP5S EP5 Status Register R 0000E7H EP0DT EP0 Data Register R/W 0000F3H EP1DT EP1 Data Register R/W 0000F3H EP2DT EP2 Data Register R/W 0000F3H EP2DT<	0000ДЕн	TMCD	Time Stemp Degister	R	1	0 0 0 0 0 0 0 0 0в
0000E1H UDCIE UDC Interrupt Enable Register R/W 0000E2H EP0IS EP0I Status Register R/W 0000E3H EP0OS EP0O Status Register R/W, R 0000E4H EP0S EP0O Status Register R/W, R 0000E6H EP1S EP1 Status Register R 0000E7H EP2S EP2 Status Register R 0000E9H EP3S EP3 Status Register R 0000EAH EP4S EP4 Status Register R 0000EBH EP4S EP4 Status Register R 0000EDH EP4S EP4 Status Register R 0000EH EP5S EP5 Status Register R 0000EH EP0DT EP0 Data Register RW 0000F0H EP0DT EP0 Data Register RW 0000F3H EP2DT EP2 Data Register RW 0000F6H EP2DT EP2 Data Register RW 0000F6H EP3DT EP3 Data Register RW 0000F6H EP4Data Register </td <td>0000DFн</td> <td>TIVISP</td> <td>Time Stamp Register</td> <td>R</td> <td>1</td> <td>XXXXX0 0 0_B</td>	0000DFн	TIVISP	Time Stamp Register	R	1	XXXXX0 0 0 _B
DOUDE2H DOUDE3H DOU	0000Е0н	UDCS	UDC Status Register	R/W	-	XX0 0 0 0 0 0 _B
DOUDESH	0000Е1н	UDCIE	UDC Interrupt Enable Register	R/W		0 0 0 0 0 0 0 0 0в
0000E3H EP0OS EP0O Status Register R/W R/W, R R/W 0 XXXXXXXB 0 XXXXXXXB 0 XXXXXXXB 0 XXXXXXXB 0 XXXXXXXB 1 0 0 XX 0 0 0 XXXXXXXXB 1 0 0 X 0 0 0 XXXXXXXXB 1 0 0 0 X 0 0 0 XXXXXXXXB 1 0 0 0 0 0 0 X XXXXXXXXB 1 0 0 0 0 0 0 X XXXXXXXXB 1 0 0 0 0 0 0 X XXXXXXXXB 1 0 0 0 0 0 0 X XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB XX	0000Е2н	EDOIG	EP0I Status Register	R/W	1	XXXXXXXXB
DOUDESH	0000ЕЗн	EPUIS		R/W	USB Function	1 0 XXX 1 XX _B
O000E5H	0000Е4н	ED000	EP0O Status Register	R/W, R		0 XXXXXXXB
D000E6H	0000Е5н	EP005		R/W		1 0 0 XX 0 0 0 _B
0000E7H EP2S EP2 Status Register R XXXXXXXXXB 1000000 0 0 0 XXXXXXXXXB XXXXXXXXXB 100000 0 0 0 XXXXXXXXXXB 100000 0 0 0 XXXXXXXXXB 100000 0 0 0 XXXXXXXXXB XXXXXXXXXB 100000 0 0 0 XXXXXXXXXXB XXXXXXXXXXB XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0000Е6н	ED4C	ED4 Ctatus Dagistar	R		XXXXXXXXB
DOUDTE Pass EP2 Status Register R/W	0000Е7н	EP15	EPT Status Register	R/W		1 0 0 0 0 0 0 X _B
D000E9H	0000Е8н	ED26	ED2 Status Degister	R		XXXXXXXXB
DOUDE	0000Е9н	EP25	EP2 Status Register	R/W		1 0 0 0 0 0 0 0 В
0000EBH EP4S EP4 Status Register R XXXXXXXXB 1 0 0 0 0 0 0 0 0 XXXXXXXXB 1 0 0 0 0 0 0 0 0 XXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB 1 0 0 0 0 0 0 0 XXXXXXXXXB XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0000ЕАн	ED26	ED2 Status Bogistor	R	1	XXXXXXXXB
D000EDH	0000ЕВн	EF33	EP3 Status Register	R/W	1	1 0 0 0 0 0 0 0 В
0000EDH EP5S EP5 Status Register R/W 1000000000000000000000000000000000000	0000ЕСн	ED49	ED4 Status Bogistor	R		XXXXXXXXB
EP5S EP5 Status Register R/W 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000ЕДн	EP43	EF4 Status Register	R/W	1	1 0 0 0 0 0 0 0 В
0000EFH BOUT	0000ЕЕн	EDES	EDE Status Bogistor	R	1	XXXXXXXXB
EPODT EPO Data Register R/W 0000F2H EP1DT EP1 Data Register R/W 0000F3H EP2DT EP2 Data Register R/W 0000F5H EP2DT EP2 Data Register R/W 0000F6H EP3DT EP3 Data Register R/W 0000F8H EP4DT EP4 Data Register R/W	0000ЕГн	EPSS	EPS Status Register	R/W	1	1 0 0 0 0 0 0 0 В
0000F1H S R/W XXXXXXXXB 0000F2H EP1DT EP1 Data Register R/W XXXXXXXXB 0000F3H EP2DT EP2 Data Register R/W XXXXXXXXB 0000F5H EP3DT EP3 Data Register R/W XXXXXXXXB 0000F7H EP3DT EP4 Data Register R/W XXXXXXXXB 0000F8H EP4DT EP4 Data Register R/W XXXXXXXXXB	0000F0н	FDODT	EDO Data Bagistar	R/W	1	XXXXXXXXB
0000F3H EP1DT EP1 Data Register R/W 0000F4H EP2DT EP2 Data Register R/W 0000F5H EP3DT EP3 Data Register R/W 0000F6H EP3DT EP3 Data Register R/W 0000F8H EP4DT EP4 Data Register R/W	0000F1н	EPUDI	EPO Data Register	R/W	1	XXXXXXXXB
0000F3H S R/W XXXXXXXXB 0000F4H EP2DT EP2 Data Register R/W XXXXXXXXB 0000F5H EP3DT EP3 Data Register R/W XXXXXXXXXB 0000F7H EP4DT EP4 Data Register R/W XXXXXXXXXB 0000F8H EP4DT EP4 Data Register R/W XXXXXXXXXB	0000F2н	EP1DT	ED1 Data Bogistor	R/W		XXXXXXXXB
O000F5H EP2DT EP2 Data Register R/W XXXXXXXXB 0000F6H EP3DT EP3 Data Register R/W XXXXXXXXB 0000F8H EP4DT EP4 Data Register R/W XXXXXXXXB	0000F3н		EPT Data Register	R/W		XXXXXXXXB
0000F5H S R/W XXXXXXXXB 0000F6H EP3DT EP3 Data Register R/W XXXXXXXXB 0000F8H EP4DT EP4 Data Register R/W XXXXXXXXXB	0000F4н	EDODT	ED2 Data Posistor	R/W	1	XXXXXXXX
0000F7H EP3DT EP3 Data Register R/W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0000F5н	EP2D1	EP2 Data Register	R/W		XXXXXXXXB
0000F7н R/W XXXXXXXXB 0000F8H FP4DT FP4 Data Register R/W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0000F6н	EDODT	ED2 Data Bogistor	R/W		XXXXXXXX
EP4DT FP4 Data Register Land La	0000F7н	EP3D1	EFS Data Register	R/W		XXXXXXXX
0000F9H CF4DI CF4 Data Register R/W XXXXXXXXB	0000F8н	ED4DT	ED4 Data Posistor	R/W	1	XXXXXXXX
	0000F9н	EP4D1	EF4 Data Register	R/W	1	XXXXXXXX

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000FАн	EP5DT	CDE Data Dogistor	R/W	- USB Function	XXXXXXXXB
0000FBн	EPSDI	EP5 Data Register	R/W	- USB FUNCTION	XXXXXXXXB
0000FCн to 0000FFн		Prohibited	d		
000100н to 001100н		RAM Area	a		
001FF0н		Program Address Detection Register ch.0 Lower	R/W		XXXXXXXX
001FF1н	PADR0	Program Address Detection Register ch.0 Middle	R/W	Address Match Detection	XXXXXXXX
001FF2н		Program Address Detection Register ch.0 Upper	R/W		XXXXXXXX
001FF3н		Program Address Detection Register ch.1 Lower	R/W		XXXXXXXX
001FF4н	PADR1	Program Address Detection Register ch.1 Middle	R/W		XXXXXXXXB
001FF5н		Program Address Detection Register ch.1 Upper	R/W		XXXXXXXXB
007900н	PRLL0	PPG Reload Register Lower ch.0	R/W		XXXXXXXXB
007901н	PRLH0	PPG Reload Register Upper ch.0	R/W	PPG ch.0	XXXXXXXXB
007902н	PRLL1	PPG Reload Register Lower ch.1	R/W	DDC ab 1	XXXXXXXXB
007903н	PRLH1	PPG Reload Register Upper ch.1	R/W	PPG ch.1	XXXXXXXXB
007904н	PRLL2	PPG Reload Register Lower ch.2	R/W	PPG ch.2	XXXXXXXXB
007905н	PRLH2	PPG Reload Register Upper ch.2	R/W	PPG Cn.2	XXXXXXXXB
007906н	PRLL3	PPG Reload Register Lower ch.3	R/W	DDC at 2	XXXXXXXXB
007907н	PRLH3	PPG Reload Register Upper ch.3	R/W	PPG ch.3	XXXXXXXXB
007908н to 00790Вн		Prohibited	d		
00790Сн	FWR0	Flash Memory Program Control Register 0	R/W	Flash	0 0 0 0 0 0 0 0 0в
00790Dн	FWR1	Flash Memory Program Control Register 1	R/W	Flash	0 0 0 0 0 0 0 0 0в
00790Ен	SSR0	Sector Conversion Setting Register	R/W	Flash	0 0 XXXXX0 _B
00790Fн to 00791Fн		Prohibited	t		(Continued)

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007920н	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W		XXXXXXXXB
007921н	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXXB
007922н	DBAPH	DMA Buffer Address Pointer Upper 8-bit	R/W		XXXXXXXXB
007923н	DMACS	DMA Control Register	R/W		XXXXXXXXB
007924н	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXXB
007925н	DIOAH	DMA I/O Register Address Pointer Upper 8-bit	R/W		XXXXXXX
007926н	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXXB
007927н	DDCTH	DMA Data Counter Upper 8-bit	R/W		XXXXXXXXB
007928н to 007FFFн		Prohibited			

• Explanation on read/write

R/W : Readable and Writable

R: Read only W: Write only

• Explanation of initial values

0 : Initial value is "0".1 : Initial value is "1".

X : Initial value is undefined.

- : Initial value is undefined (None).

Note: No I/O instruction can be used for registers located between 007900H and 007FFFH.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	El ² OS	μ DMAC	Int	errupt	vector		ot control gister	Priority
•	support		Num	ber*1	Address	ICR	Address	
Reset	×	×	#08	08н	FFFFDCH		_	High
INT 9 instruction	×	×	#09	09н	FFFFD8 _H		_	A
Exceptional treatment	×	×	#10	0Ан	FFFFD4 _H			T
USB Function1	×	0, 1	#11	0Вн	FFFFD0 _H	ICDOO	000000	
USB Function2	×	2 to 6*2	#12	0Сн	FFFCCH	ICR00	0000В0н	
USB Function3	×	×	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
USB Function4	×	×	#14	0Ен	FFFFC4 _H	ICRUI	I OUOUB IH	
USB Mini-HOST1	×	×	#15	0Гн	FFFFC0 _H	ICDOO	0000000	
USB Mini-HOST2	×	×	#16	10н	FFFFBCH	ICR02	0000В2н	
I ² C ch.0	×	×	#17	11н	FFFFB8 _H	ICDO	000000	
DTP/External interrupt ch.0/ch.1	0	×	#18	12н	FFFFB4 _H	ICR03	0000ВЗн	
No	_	_	#19	13н	FFFFB0 _H	ICR04	0000В4н	
DTP/External interrupt ch.2/ch.3	0	×	#20	14н	FFFFACH	ICR04	0000Б4н	
No	_	_	#21	15н	FFFFA8 _H	ICR05	5 0000В5н	
DTP/External interrupt ch.4/ch.5	0	×	#22	16н	FFFFA4 _H	ICKUS	ООООБЭН	
PWC/Reload timer ch.0	Δ	14	#23	17н	FFFFA0 _H	ICR06	0000В6н	
DTP/External interrupt ch.6/ch.7	Δ	×	#24	18н	FFFF9C _H	ICKUU	ООООВОН	
No		_	#25	19н	FFFF98 _H	ICR07	7 0000В7н	
No	_	_	#26	1Ан	FFFF94 _H	ICKUI		
No		_	#27	1Вн	FFFF90 _H	ICR08	0000В8н	
No		_	#28	1Сн	FFFF8C _H	ICKUO	ООООВОН	
No		_	#29	1Dн	FFFF88 _H	ICR09	0000В9н	
PPG ch.0/ch.1	×	×	#30	1Ен	FFFF84 _H	ICINOS	ООООБЭН	
No			#31	1Fн	FFFF80 _H	ICR10	0000ВАн	
PPG ch.2/ch.3	×	×	#32	20н	FFFF7C _H	ICICIO	OOOODAH	
No			#33	21н	FFFF78 _H	ICR11	0000ВВн	
No	_	_	#34	22н	FFFF74 _H	101111	JUUUDDH	
No	_	_	#35	23н	FFFF70 _H	ICR12	0000ВСн	
No	_	_	#36	24н	FFFF6C _H	101112	ООООВОН	
UART (Send completed) ch.0/ch.1	0	13	#37	25н	FFFF68 _H	ICR13	0000ВДн	
Extended serial I/O	×	9	#38	26н	FFFF64 _H	101(13	JOOODDH	
UART(Reception completed) ch.0/ch.1	0	12	#39	27н	FFFF60 _H	ICR14	0000ВЕн	•
Time-base timer	×	×	#40	28н	FFFF5C _H		33332	
Flash memory status	×	×	#41	29н	FFFF58 _H	ICR15	0000ВFн	
Delay interrupt output module	×	×	#42	2Ан	FFFF54 _H	101(13	ооооо н	Low

(Continued)

- Available. El²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal. With a stop request).
- O: Available (The interrupt request flag is cleared by the interrupt clear signal).
- △ : Available when any interrupt source sharing ICR is not used.
- × : Unavailable
- *1 : If the same level interrupt is output simultaneously, the lower interrupt factor of interrupt vector number has priority.
- *2: Ch.2 and ch.3 can be used in Mini-HOST operation.
- Notes: If the same interrupt control register (ICR) has two interrupt factors and the use of the El²OS is permitted, the El²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the El²OS is running, it is recommended that you should mask either of the interrupt requests when using the El²OS.
 - The interrupt flag is cleared by the El²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).
 - If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the μDMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to "0" in the appropriate resource, and take measures by software polling.

■ Content of USB Interruption Factor

USB interrupt factor	Details
USB function 1	End Point0-IN, EndPoint 0-OUT
USB function 2	End Point 1-5 *
USB function 3	SUSP, SOF, BRST, WKOP, COHF
USB function 4	SPIT
USB Mini-HOST1	DIRQ, CHHIRQ, URIRQ, RWKIRQ
USB Mini-HOST2	SOFIRQ, CMPIRQ

^{*:} End Point 1 and 2 can be used in Mini-HOST operation.

■ PERIPHERAL RESOURCES

1. I/O port

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90335 series model is provided with 6 ports (45 inputs). The ports function as input/output pins for peripheral functions also.

An I/O port, using port data register (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

The following table lists the I/O ports and the peripheral functions with which they share pins.

	Port pin name	Pin Name (Peripheral)	Peripheral Function that Shares Pin				
Port 0	P00 to P07	_					
Port 1	P10 to P17	_					
Port 2	P20 to P23	_					
FOIL 2	P24 to P27	PPG0 to PPG3	8/16-bit PPG timer 0, 1				
	P40, P41	TIN0, TOT0	16-bit reload timer				
Port 4	P42 to P47	SIN0, SOT0, SCK0, SIN1, SOT1, SCK1	UART0, 1				
Port 5	P50 to P54	_					
	P60, P61	INTO, INT1	External interrupt				
Port 6	P62 to P64	INT2 to INT4, SIN, SOT, SCK	External interrupt, serial I/O				
	P65	INT5, PWC	External interrupt, PWC				
	P66, P67	INT6, INT7, SCL0, SDA0	External interrupt, I ² C				

• Register list (port data register)

PDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address: 000000н	P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXXB	R/W*
PDR1	15	14	13	12	11	10	9	8	_	
Address : 000001 _H	P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXX	R/W*
PDR2	7	6	5	4	3	2	1	0	_	
Address: 000002H	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXXB	R/W*
PDR4	7	6	5	4	3	2	1	0	_	
Address: 000004H	P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXXXB	R/W*
PDR5	15	14	13	12	11	10	9	8		
Address : 000005н			_	P54	P53	P52	P51	P50	XXXXXв	R/W*
PDR6	7	6	5	4	3	2	1	0		
Address : 000006н	P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXXB	R/W*
	•	•				•			-	

^{* :} R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows:

• Input mode

Read: The level at the relevant pin is read. Write: Data is written to the output latch.

• Output mode

Read: The data register latch value is read. Write: Data is output to the relevant pin.

• Register list (port direction register)

DDR0 Address : 000010 _H	7 D07	6 D06	5 D05	4 D04	3 D03	2 D02	1 D01	0 D 00	Initial Value	Access R/W
DDR1 Address : 000011 _H	15 D17	14 D16	13 D15	12 D14	11 D13	10 D12	9 D11	8 D10	00000000в	R/W
DDR2 Address : 000012 _H	7 D27	6 D26	5 D25	4 D24	3 D23	2 D22	1 D21	0 D20	00000000в	R/W
DDR4 Address : 000014 _H	7 D47	6 D46	5 D45	4 D44	3 D43	2 D42	1 D41	0 D40	00000000в	R/W
DDR5 Address: 000015H	15	14	13	12 D54	11 D53	10 D52	9 D51	8 D50	00000в	R/W
DDR6 Address: 000016H	7	6	5	4	3	2	1	0	00000000в	R/W
Address . 0000 for	D67	D66	D65	D64	D63	D62	D61	D60	0000000B	1 X/ V V

- When each pin is serving as a port, the corresponding pin is controlled as follows:
 - 0: Input mode
 - 1: Output mode

This bit becomes 0 after a reset.

Note: If these registers are accessed by a read modify write instruction (such as a bit set instruction), the bits manipulated by the instruction are set to prescribed values but those other bits in output registers which have been set for input are rewritten to current input values of the pins. When switching a pin from input port to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.

• Register list (Port pull-up register)

RDR0 Address : 00001C _H	7 RD07	6 RD06	5 RD05	4 RD04	3 RD03	2 RD02	1 RD01	0 RD00	Initial Value 000000008	Access R/W
RDR1	15	14	13	12	11	10	9	8		
Address : 00001Dн	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	0000000В	R/W

Controls the pull-up resistor in input mode.

- 0: Without pull-up resistor in input mode.
- 1 : With Pull-up resistor in input mode.

Meaningless in output mode (without pull-up resistor) ./ The input/output register is decided by the setting of the direction register (DDR) .

No pull-up resistor is used in stop mode (SPL = 1).

Register list (output pin register)


ODR4	7	6	5	4	3	2	1	0	Initial Value Acce	ess
Address: 00001B _H	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	00000000в R/V	Ν

Controls open-drain output in output mode.


- 0: Serves as a standard output port in output mode.
- 1 : Serves as an open-drain output port in output mode.

Meaningless in input mode. (output Hi-Z) / The input/output register is decided by the setting of the direction register (DDR) .

• Block diagram of port 0 pin and port1 pin



• Block diagram of port 2 pin, port 4 pin, port 5 pin and port 6 pin



2. Time-base timer

The time-base timer is an 18-bit free-running counter (time-base timer counter) that counts in synchronization with the main clock (2 cycles of the oscillation clock HCLK). Four different time intervals can be selected, for each of which an interrupt request can be generated. Operating clock signals are supplied to peripheral resources such as the oscillation stabilization wait timer and watchdog timer.

• Interval time of time-base timer

Internal count clock cycle	Interval time
	2 ¹² /HCLK (Approx. 0.68 ms)
2/HCLK (0.22 u.s.)	2 ¹⁴ /HCLK (Approx. 2.7 ms)
2/HCLK (0.33 μs)	2 ¹⁶ /HCLK (Approx. 10.9 ms)
	2 ¹⁹ /HCLK (Approx. 87.4 ms)

Notes: • HCLK: Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.


Clock cycles supplied from time-base timer


Where to supply clock	Clock cycle					
	2 ¹³ /HCLK (Approx. 1.36 ms)					
Main clock oscillation stabilization wait	2 ¹⁵ /HCLK (Approx. 5.46 ms)					
otabilization wait	2 ¹⁷ /HCLK (Approx. 21.84 ms)					
	2 ¹² /HCLK (Approx. 0.68 ms)					
Watah dag timar	2 ¹⁴ /HCLK (Approx. 2.7 ms)					
Watch dog timer	2 ¹⁶ /HCLK (Approx. 10.9 ms)					
	2 ¹⁹ /HCLK (Approx. 87.4 ms)					

Notes: • HCLK: Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.

• Register list





Actual interrupt request number of time-base timer is as follows: Interrupt request number:#40 (28H)

3. Watchdog timer


The watchdog timer is timer counter provided for measure of program runaway. It is a 2-bit counter operating with an output of the timebase timer or watch timer as the count clock and resets the CPU when the counter is not cleared for a preset period of time after start.


• Interval time of watchdog timer

HCLK: Oscillation clock (6 MHz)								
Min	Max	Clock cycle						
Approx. 2.39 ms	Approx. 3.07 ms	2 ¹⁴ ± 2 ¹¹ / HCLK						
Approx. 9.56 ms	Approx. 12.29 ms	2 ¹⁶ ± 2 ¹³ / HCLK						
Approx. 38.23 ms	Approx. 49.15 ms	2 ¹⁸ ± 2 ¹⁵ / HCLK						
Approx. 305.83 ms	Approx. 393.22 ms	2 ²¹ ± 2 ¹⁸ / HCLK						

- Notes: The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.
 - The watchdog timer contains a 2-bit counter that counts the carry signals of the time-base timer.
 - Interval time of watchdog timer is longer than the set time during the following conditions.
 - When clearing the timebase timer during operation on oscillation (HCLK)
- Event that stop the watchdog timer
 - Stop due to a power-on reset
 - Watchdog reset
- Clear factor of watchdog timer
 - External reset input by RST pin
 - Writing "0" to the software reset bit
 - Writing "0" to the watchdog control bit (second and subsequent times)
 - Transition to sleep mode (clearing the watchdog timer to suspend counting)
 - Transition to time-base timer mode (clearing the watchdog timer to suspend counting)
 - Transition to stop mode (clearing the watchdog timer to suspend counting)

Register list





4. 16-bit reload timer

The 16-bit reload timer has the internal clock mode to be decrement in synchronization with 3 different internal clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the external pin. Either can be selected. This timer defines when the count value changes from 0000H to FFFFH as an underflow. The timer therefore causes an underflow when the count reaches [reload register setting +1]. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.

• Register list

• Timer control status register

Timer control status register (Upper) (TMCSR0)

Address: 000063H

15	14	13	12	11	10	9	8
	_	_	_	CSL1	CSL0	MOD2	MOD1
(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)

Timer control status register (Lower) (TMCSR0)

Address: 000062H

7	6	5	4	3	2	1	0
MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value 00000000B

Initial Value

XXXX0000B

• 16-bit timer register/16-bit reload register

TMR0/TMRLR0 (Upper)

Address: 000065H

15	14	13	12	11	10	9	8
D15	D14	D13	D12	D11	D10	D09	D08
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)


Initial Value XXXXXXXB

TMR0/TMRLR0 (Lower)

Address: 000064H

7	6	5	4	3	2	1	0	
D07	D06	D05	D04	D03	D02	D01	D00	
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Initial Value



5. Multifunction timer

The multifunction timer can be used for waveform output, input pulse width measurement, and external clock cycle measurement.

• Configuration of a multi-functional timer

8/16-bit PPG timer	16-bit PWC timer			
8-bit \times 4 channels (16-bit \times 2 channels)	1 channel			

• 8/16-bit PPG timer (8-bit : 4 channels, 16-bit : 2 channels)

8/16-bit PPG timer consists of a 8-bit down counter (PCNT) , PPG operation mode control register (PPGC0 to PPGC3) , PPG output control register (PPG01, PPG23) and PPG reload register (PRLL0 to PRLL3, PRLH0 to PRLH3) .


When used as an 8/16-bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an arbitrary duty ratio at an arbitrary frequency.


- 8-bit PPG mode
 - Each channel operates as an independent 8-bit PPG.
- 8-bit prescaler + 8-bit PPG mode
 - Operates as an arbitrary-cycle 8-bit PPG with ch.0 (ch.2) operating as an 8-bit prescaler and ch.2 (ch.3) counted by the borrow output of ch.0 (ch.2).
- 16-bit PPG mode
 - Operates as a 16-bit PPG with ch.0 (ch.2) and ch.1 (ch.3) connected.
- PPG Operation


The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of pulse waveform) at an arbitrary frequency. Can also be used as a D/A converter by an external circuit.

• Register list

PPG operation mode control register (PPGC1/PPGC3)										
	Address : 000047 _H	15	14	13	12	11	10	9	8	Initial Value
Address :		PEN1	_	PE10	PIE1	PUF1	MD1	MD0	Reserved	0Х00001в
		(R/W)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
(PPGC0/PPGC2)									1.92.11/.1	
	0000460	7	6	5	4	3	2	1	0	Initial Value
Address :	000048н	PEN0	_	PE0O	PIE0	PUF0		_	Reserved	0X000XX1в
		(R/W)	(—)	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	
PPG output co	PPG output control register (PPG01/PPG23)									Initial Value
	00004C _H	7	6	5	4	3	2	1	0	Initial Value 000000XX _B
Address :	00004Сн 00004Ен	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved	000000XXB
		(R/W)	(R/W)	(R/W)						
PPG reload register (PRLH0 to PRLH3)										
	007901н	15	14	13	12	11	10	9	8	Initial Value
Address:	007903н 007905н	D15	D14	D13	D12	D11	D10	D09	D08	XXXXXXX
	007907н	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
(PRLL0 to PRLL3)										
	007900н	7	6	5	4	3	2	1	0	Initial Value
Address:	007902н 007904н	D07	D06	D05	D04	D03	D02	D01	D00	XXXXXXX
	007906н	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	







• PWC timer

The PWC timer is a 16-bit multi-function up-count timer capable of measuring the input signal pulse width.

Register list



Address: 00005DH

15	14	13	12	11	10	9	8
STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	Reserved
(R/W)	(R/W)	(R)	(R/W)	(R/W)	(R/W)	(R)	(R/W)

Initial Value 000000X_B

Address: 00005CH

7	6	5	4	3	2	1	0
CKS1	CKS0	PIS1	PIS0	S/C	MOD2	MOD1	MOD0
(R/W)							

Initial Value 00000000B

PWC data buffer register (PWCR)

Address: 00005FH

	15	14	13	12	11	10	9	8
	D15	D14	D13	D12	D11	D10	D9	D8
,	(R/W)	(R/W)						

Initial Value 00000000B

Address: 00005EH

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)


Initial Value 00000000B

PWC ratio of dividing frequency control register (DIVR)

Address: 000060H

		_	,				
7	6	5	4	3	2	1	0
	_	_	_	_	_	DIV1	DIV0
()	(_)	(_)	(-)	(_)	()	(R/\/\)	(R/W)

Initial Value



6. UART

UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices.

It supports bi-directional communication (normal mode) and master/slave communication (multi-processor mode: supported on master side only).

An interrupt can be generated upon completion of reception, detection of a reception error, or upon completion of transmission. El²OS is supported.

• UART functions

UART, or a generic serial data communication interface that sends and receives serial data to and from other CPU and peripherals, has the functions listed in following.

	Function					
Data buffer	Full-duplex double-buffered					
Transmission mode	Clock synchronous (without start/stop bit)Clock asynchronous (start-stop synchronous)					
Baud rate	 Special-purpose baud-rate generator It is optional from 8 kinds. Baud rate by external clock (clock of SCK0/SCK1 terminal input) 					
Data length	8-bit or 7-bit (in the asynchronous normal mode only)1 to 8 bits (in the synchronous mode only)					
Signaling system	Non Return to Zero (NRZ) system					
Reception error detection	 Framing error Overrun error Parity error (Not supported in operation mode 1) 					
Interrupt request	 Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Both the transmission and reception support El²OS. 					
Master/slave type communication function (multi processor mode)	Capable of 1 (master) to n (slaves) communication (available just as master)					

Note: In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.

• UART operation modes

	Operation mode	Data I	ength	Synchronization	Stop bit length
	Operation mode	Without parity	With parity	Syncinomization	Stop bit length
0	Normal mode	7-bit c	or 8-bit	Asynchronous	1-bit or 2-bit *2
1	Multi processor mode	8-bit + 1 *1		Asynchronous	1-bit of 2-bit
2	Normal mode	1 to 8-bit	_	Synchronous	No

^{-:} Setting disabled

^{*1: +1} is an address/data setting bit (A/D) which is used for communication control.

^{*2 :} Only one bit can be detected as a stop bit at reception.

• Register list

Serial mode register (SMR0, SMR1)

Address: 000020H 000026H

6 5 4 3 2 0 1 MD1 MD0 SCKL M2L2 M2L1 M2L0 SCKE SOE (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 00100000B

Serial control register (SCR0, SCR1)

Address: 000021H 000027H

14 13 12 11 10 9 8 PEN Ρ SBL CL A/D REC RXE TXE (R/W) (R/W) (R/W) (R/W) (R/W) (W) (R/W) (R/W) Initial Value 00000100_B

Serial input/output data register (SIDR0, SIDR1 / SODR0, SODR1)

Address: 000022H 000028H

6 2 0 1 D4 D2 D1 D7 D6 D5 D3 D0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value XXXXXXXB

Serial status register (SSR0, SSR1)

Address: 000023H 000029H

15 14 13 12 11 10 9 8 **RDRF** TDRE BDS RIE PΕ ORE FRE TIE (R) (R) (R) (R) (R) (R/W) (R/W) (R/W) Initial Value 00001000_B

UART prescaler reload register (UTRLR0, UTRLR1)

Address: 000024


000024н 00002Ан

7 6 5 4 3 2 1 0 D4 D1 D7 D6 D5 D3 D2 D0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 00000000B

UART prescaler control register (UTCR0, UTCR1)

Address : 000025H 00002BH

15 14 13 12 11 10 9 8 SRST MD CKS Reserved D10 D9 D8 (R/W) (R/W) (R/W) (R/W) (--)(R/W) (R/W) (R/W) Initial Value 0000-000_B





7. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8-bit \times 1 channel configured clock synchronization scheme. LSB-first or MSB-first transfer mode can be selected for data transfer.

There are 2 serial I/O operation modes available:

- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK).
 By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.





8. I2C Interface

The I²C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I²C bus and has the following features.

- Master/slave sending and receiving
- · Arbitration function
- · Clock synchronization function
- Slave address and general call address detection function
- Detecting transmitting direction function
- Start condition repeated generation and detection function
- Bus error detection function

Register list

I²C bus status register (IBSR0)

0 Address: 000070H ВВ RSC ALLRB TRX AAS GCA FBT (R) (R) (R) (R) (R) (R) (R) (R) Initial Value 0000000B

I²C bus control register (IBCR0)

Address: 000071H

15	14	13	12	11	10	9	8	Initial Value
BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	0000000
(R/W)	(R/W)							

I²C bus clock control register (ICCR0)

Address: 000072H

 7	6	5	4	3	2	1	0
		EN	CS4	CS3	CS2	CS1	CS0
 (—)	(—)	(R/W)					

Initial Value XX0XXXXXB

0000000B

I²C bus address register (IADR0)

Address: 000073H


15	14	13	12	11	10	9	8	Initial Value
_	A6	A5	A4	A3	A2	A1	A0	XXXXXXXXB
(—)	(R/W)							

I²C bus data register (IDAR0)

Address: 000074H

 7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
 (R/W)	(R/W)	(R/W)	(R/W)				

Initial Value XXXXXXXXB



9. USB Function

The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.

Feature of USB function

- Conform to USB 2.0 Full Speed
- Full speed (12 Mbps) is supported.
- The device status is auto-answer.
- Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16.
- Toggle check by data synchronization bit.
- Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these three commands can be processed the same way as the class vendor commands).
- The class vendor commands can be received as data and responded via firmware.
- Supports up to maximum six EndPoints (EndPoint0 is fixed to control transfer).
- Two transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for end point 0).
- Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint0).

• Register list UDC control register (UDCC) 5 3 2 0 Initial Value 6 Address: 0000D0H 10100000B **RST** RESUM **HCON USTP** Reserved Reserved **RFBK PWC** (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (--)(--)15 14 13 12 11 10 9 8 Initial Value Address: 0000D1H Reserved Reserved 0000000B Reserved Reserved Reserved Reserved Reserved EP0 control register (EP0C) Initial Value 7 6 5 4 3 2 1 0 Address: 0000D2H 01000000в PKS0 PKS0 PKS0 PKS0 PKS0 PKS0 PKS0 Reserved (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) 13 12 11 10 9 8 Initial Value Address: 0000D3H XXXX0000B Reserved Reserved Reserved STAL (R/W) (--)EP1 control register (EP1C) 7 Initial Value 6 5 2 1 0 4 3 Address: 0000D4H 0000000B PKS1 PKS1 PKS1 PKS1 PKS1 PKS1 PKS1 PKS1 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 15 14 13 12 10 11 8 Address: 0000D5H 01100001в **EPEN TYPE TYPE** DIR **DMAE** NULE STAL PKS1 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

EP2/3/4/5 control regis	ter (EP2C	to EP50	C)						
0000Д6н	7	6	5	4	3	2	1	0	Initial Value
Address : 0000D6H	Reserved	PKS2~5	PKS2~5	PKS2~5	PKS2~5	PKS2~5	PKS2~5	PKS2~5	01000000в
0000DAн 0000DCн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	15	14	13	12	11	10	9	8	Initial Value
Address : $0000D7_{H} \\ 0000D9_{H}$	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	Reserved	01100000в
0000D9н 0000DВн 0000DDн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Time stamp register (T	MSP)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000DEH	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	0000000в
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000DFH	_	_	_	_	_	TMSP	TMSP	TMSP	XXXXX000 _B
	(—)	(—)	(—)	(—)	(—)	(R)	(R)	(R)	
UDC status register (U	DCS)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000E0H		_	SUSP	SOF	BRST	WKUP	SETP	CONF	ХХ000000в
	(—)	(—)	(R/W)						
JDC Interrupt enable r	egister (UD	OCIE)							
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000E1H	Reserved	Reserved	SUSPIE	SOFIE	BRSTIE	WKUPIE	CONFN	CONFIE	0000000В
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	
EP0I status register (El	P0IS)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000E2H		_	_	_	_	_	_	_	XXXXXXXX
	(—)	(—)	(—)	(—)	(—)	(—)	(—)	(—)	
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000E3H	DEINI	DRQIIE	:		1	DRQI	l		10XXX1XX _B
Address . 0000E3H	BFINI	DRQIIL	<u></u>			Ditte			L

Continued)										
EP0O statu	ıs register (EP	0OS)								
		7	6	5	4	3	2	1	0	Initial Value
Address :	: 0000E4 _H	Reserved	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	0XXXXXXXB
		(—)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
Addrass :	: 0000E5H	15	14	13	12	11	10	9	8	. Initial Value 100XX000 _B
Addiess .	. 0000L3n	BFINI	DRQOIE				DRQO	SPK	Reserved	10000000
		(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	(—)	
EP1 status	register (EP1	S)								
	3 (7	6	5	4	3	2	1	0	Initial Value
Address	: 0000E6н ⁻	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXXXXB
	-	- L (R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
		(,	(,	(,	(,	(,	(,	(,	(,	
		15	14	13	12	11	10	9	8	Initial Value
Address :	: 0000Е7н	BFINI	DRQIE	SPKIE	Reserved	BUSY	DRQ	SPK	SIZE	1000000Xв
		(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(R)	
ED0/0/4/E		/ED00 +	- EDEO\							
EP2/3/4/5 S	status register	(EP25 to) EP55)							Initial Makes
	0000Е8н -	7	6	5	4	3	2	1	0	Initial Value
Address :	0000EAн _	Reserved	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	0XXXXXXXB
	0000EСн	()	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
	0000ЕЕн									
		4.5	4.4	40	40	44	40	0	0	Initial Value
	0000Е9н	15 BFINI	14 DRQIE	13 SPKIE	12 Reserved	11 BUSY	10 DRQ	9 SPK	8 Reserved	• •
Address :	0000ЕВн			<u> </u>					<u> </u>	10000000в
	0000EDн	(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(—)	
ED0/4/0/0/	0000EFH	o., (EDOD	NT 40 FF)CDT)						
EPU/1/2/3/4	4/5 data regist 0000F0⊦	er (EPUL	ιι το ΕΡ	(ועכי						
	0000F0н 0000F2н									Initial Value
Address:	0000E4	7	6	5	4	3	2	1	0	XXXXXXXX
Auuless .	0000F6н ₋	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	VVVVVV
	0000F8н 0000FАн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	JUUUI AH									
	0000F1н									
	0000Г1н 0000F3н	15	14	13	12	11	10	9	0	Initial Value
	0000E54								8 BFDT	 XXXXXXXX
Address .	•	REDT	REDT							
Address:	0000F7н	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	Щ.	
Address	•	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

10. USB Mini-HOST

USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred to and from Device without PC intervention.

• Feature of USB Mini-HOST

- · Automatic detection of Low Speed/Full Speed transfer
- Low Speed/Full Speed transfer support
- Automatic detection of connection and cutting device
- Reset sending function support to USB-bus
- Support of IN/OUT/SETUP/SOF token
- In-token handshake packet automatic transmission (excluding STALL)
- Handshake packet automatic detection at out-token
- Supports a maximum packet length of 256 bytes
- Error (CRC error/toggle error/time-out) various supports
- Wake-Up function support

• Differences between the USB HOST and USB Mini-HOST

		HOST	Mini-HOST
Hub support		0	×
	Bulk transfer	0	0
Transfer	Control transfer	0	0
Transfer	Interrupt transfer	0	0
	ISO transfer	0	×
Transferenced	Low Speed	0	0
Transfer speed	Full Speed	0	0
PRE packet support		0	×
SOF packet support		0	0
	CRC error	0	0
	Toggle error	0	0
Error	Time-out	0	0
	Maximum packet < receive data	0	0
Detection of connection	and cutting of device	0	0
Transfer speed detection	1	0	0

: Supported× : Not supported

• Register list

Host control register 0 (He	CNT0)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000C0H	RWKIRE	URIRE	CMPIRE	CNNIRE	DIRE	SOFIRE	URST	HOST	0000000В
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Host control register 1 (He	CNT1)								
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000C1H	Reserved	Reserved	Reserved	Reserved	Reserved	SOFSTEP	CANCEL	RETRY	0000001в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Host interruption register	(HIRQ)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000C2H	TCAN	Reserved	RWKIRQ	URIRQ	CMPIRQ	CNNIRQ	DIRQ	SOFIRQ	0000000В
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Host error status register	(HERR)								
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000C3H	LSTSOF	RERR	TOUT	CRC	TGERR	STUFF	HS	HS	00000011в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Host state status register	(HSTATE))							
_	<u>7</u>	6	5	4	3	2	1	0	Initial Value
Address: 0000C4H		_	ALIVE	CLKSEL	SOFBUSY	SUSP	TMODE	CSTAT	ХХ010010в
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R)	
SOF interruption FRAME	compariso	on regis	ter (HF0	COMP)	, ,				
·	15	14	13	12	11	10	9	8	Initial Value
SOF interruption FRAME Address: 0000C5H	•	_	13	12	11 FRAME COMP			8 FRAME COMP	Initial Value 00000000
·	15 FRAME COMP	14 FRAME	13 FRAME	12 FRAME	FRAME			FRAME	
Address: 0000C5 _H	15 FRAME COMP (R/W)	14 FRAME COMP (R/W)	13 FRAME COMP	12 FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	
Address: 0000C5H	15 FRAME COMP (R/W) er (HRTIME	14 FRAME COMP (R/W)	13 FRAME COMP (R/W)	12 FRAME COMP (R/W)	FRAME COMP (R/W)	FRAME COMP (R/W)	FRAME COMP (R/W)	FRAME COMP (R/W)	
Address: 0000C5 _H	15 FRAME COMP (R/W) er (HRTIME	14 FRAME COMP (R/W)	13 FRAME COMP (R/W)	12 FRAME COMP (R/W)	FRAME COMP (R/W)	FRAME COMP (R/W)	FRAME COMP (R/W)	FRAME COMP (R/W)	00000000в
Address: 0000C5H	15 FRAME COMP (R/W) er (HRTIME 7 RTIMERO	14 FRAME COMP (R/W) ER) 6 RTIMERO	13 FRAME COMP (R/W)	12 FRAME COMP (R/W) 4 RTIMER0	FRAME COMP (R/W) 3 RTIMER0	FRAME COMP (R/W) 2 RTIMER0	FRAME COMP (R/W) 1 RTIMER0	FRAME COMP (R/W)	000000000 Initial Value
Address: 0000C5H	15 FRAME COMP (R/W) er (HRTIME 7 RTIMERO	14 FRAME COMP (R/W) ER) 6 RTIMERO	13 FRAME COMP (R/W) 5 RTIMERO	12 FRAME COMP (R/W) 4 RTIMER0	FRAME COMP (R/W) 3 RTIMER0	FRAME COMP (R/W) 2 RTIMER0	FRAME COMP (R/W) 1 RTIMER0	FRAME COMP (R/W) 0 RTIMER0	000000008 Initial Value 000000008
Address: 0000C5H Retry timer setting registe Address: 0000C6H	15 FRAME COMP (R/W) er (HRTIME 7 RTIMERO	14 FRAME COMP (R/W) ER) 6 RTIMERO	13 FRAME COMP (R/W) 5 RTIMERO	12 FRAME COMP (R/W) 4 RTIMER0	FRAME COMP (R/W) 3 RTIMER0	FRAME COMP (R/W) 2 RTIMER0	FRAME COMP (R/W) 1 RTIMER0	FRAME COMP (R/W) 0 RTIMER0	Initial Value 00000000B
Address: 0000C5H	15 FRAME COMP (R/W) er (HRTIME 7 RTIMER0 (R/W)	14 FRAME COMP (R/W) ER) 6 RTIMERO (R/W)	13 FRAME COMP (R/W) 5 RTIMERO (R/W)	T2 FRAME COMP (R/W) 4 RTIMER0 (R/W)	FRAME COMP (R/W) 3 RTIMERO (R/W)	FRAME COMP (R/W) 2 RTIMERO (R/W)	FRAME COMP (R/W) 1 RTIMER0 (R/W)	FRAME COMP (R/W) 0 RTIMER0 (R/W)	000000008 Initial Value 000000008
Address: 0000C5H Retry timer setting registe Address: 0000C6H	15 FRAME COMP (R/W) er (HRTIME 7 RTIMERO (R/W)	14 FRAME COMP (R/W) ER) 6 RTIMERO (R/W)	13 FRAME COMP (R/W) 5 RTIMERO (R/W)	T2 FRAME COMP (R/W) 4 RTIMER0 (R/W)	FRAME COMP (R/W) 3 RTIMERO (R/W)	FRAME COMP (R/W) 2 RTIMERO (R/W) 10 RTIMER1	FRAME COMP (R/W) 1 RTIMER0 (R/W)	FRAME COMP (R/W) 0 RTIMERO (R/W)	Initial Value 00000000B
Address: 0000C5H Retry timer setting registe Address: 0000C6H	15 FRAME COMP (R/W) er (HRTIME 7 RTIMER0 (R/W) 15 RTIMER1	14 FRAME COMP (R/W) ER) 6 RTIMERO (R/W)	13 FRAME COMP (R/W) 5 RTIMERO (R/W) 13 RTIMER1	12 FRAME COMP (R/W) 4 RTIMER0 (R/W) 12 RTIMER1	FRAME COMP (R/W) 3 RTIMERO (R/W) 11 RTIMER1	FRAME COMP (R/W) 2 RTIMERO (R/W) 10 RTIMER1	FRAME COMP (R/W) 1 RTIMERO (R/W) 9 RTIMER1	FRAME COMP (R/W) 0 RTIMER0 (R/W) 8 RTIMER1	Initial Value 00000000 Initial Value 000000000 Initial Value 00000000 Initial Value 0000000 Initial Value 0000000 Initial Value 000000 Initial Value 000000 Initial Value 0000000 Initial Value 000000 Initial Value 000000 Initial Value 000000 Initial Value 00000 Initial Value 0000 Initial Va
Retry timer setting registe Address : 0000С6н	15 FRAME COMP (R/W) er (HRTIME 7 RTIMER0 (R/W) 15 RTIMER1 (R/W)	14 FRAME COMP (R/W) ER) 6 RTIMER0 (R/W) 14 RTIMER1 (R/W)	13 FRAME COMP (R/W) 5 RTIMERO (R/W) 13 RTIMER1 (R/W)	T2 FRAME COMP (R/W) 4 RTIMER0 (R/W) 12 RTIMER1 (R/W)	FRAME COMP (R/W) 3 RTIMERO (R/W) 11 RTIMER1 (R/W)	FRAME COMP (R/W) 2 RTIMERO (R/W) 10 RTIMER1 (R/W)	FRAME COMP (R/W) 1 RTIMERO (R/W) 9 RTIMER1 (R/W)	FRAME COMP (R/W) 0 RTIMERO (R/W) 8 RTIMER1 (R/W)	Initial Value 00000000B
Address: 0000C5H Retry timer setting registe Address: 0000C6H Address: 0000C7H	15 FRAME COMP (R/W) er (HRTIME 7 RTIMER0 (R/W) 15 RTIMER1 (R/W)	14 FRAME COMP (R/W) ER) 6 RTIMER0 (R/W) 14 RTIMER1 (R/W)	13 FRAME COMP (R/W) 5 RTIMERO (R/W) 13 RTIMER1 (R/W)	T2 FRAME COMP (R/W) 4 RTIMER0 (R/W) 12 RTIMER1 (R/W)	FRAME COMP (R/W) 3 RTIMERO (R/W) 11 RTIMER1 (R/W)	FRAME COMP (R/W) 2 RTIMERO (R/W) 10 RTIMER1 (R/W)	FRAME COMP (R/W) 1 RTIMERO (R/W) 9 RTIMER1 (R/W)	FRAME COMP (R/W) 0 RTIMERO (R/W) 8 RTIMER1 (R/W)	Initial Value 00000000B Initial Value 00000000B Initial Value 100000000B

(Continued)

Host address register (HADR)

Address: 0000C9H

15 14 13 12 11 10 9 8 Initial Value

— ADDRESS ADDRE

EOF setting register (HEOF)

Initial Value 7 6 3 0 Address: 0000CAH 0000000B EOF0 EOF0 EOF0 EOF0 EOF0 EOF0 EOF0 EOF0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value 15 13 12 11 10 Address: 0000CBH XX000000B EOF1 EOF1 EOF1 EOF1 EOF1 EOF1 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

FRAME setting register (HFRAME)

Host token end point register (HTOKEN)

11. DTP/external interrupt circuit

DTP (Data Transfer Peripheral)/external interrupt circuit detects the interrupt request input from the external interrupt input terminal INT7 to INT0, and outputs the interrupt request.

• DTP/external interrupt circuit function

The DTP/external interrupt function outputs an interrupt request upon detection of the edge or level signal input to the external interrupt input pins (INT7 to INT0).


If CPU accept the interrupt request, and if the extended intelligent I/O service (El²OS) is enabled, branches to the interrupt handling routine after completing the automatic data transfer (DTP function) performed by El²OS. And if El²OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer (DTP function) performed by El²OS.

• Feature of DTP/external interrupt circuit

	External interrupt	DTP function				
Input pin		8 channels (P60/INT0, P61/INT1, P62/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK, P65/INT5/PWC, P66/INT6/SCL0, P67/INT7/SDA0)				
Interrupt source	The detection level or the type of the request level setting register (ELVR)	The detection level or the type of the edge for each terminals can be set in the request level setting register (ELVR)				
	Input of "H" level/ "L" level/rising edge	Input of "H" level/ "L" level/rising edge/falling edge.				
Interrupt number	#18 (12н) , #20 (14н) , #22 (16н) , #24	#18 (12н) , #20 (14н) , #22 (16н) , #24 (18н)				
Interrupt control	Enabling/Prohibit the interrupt reques register (ENIR)	Enabling/Prohibit the interrupt request output using the DTP/interrupt enable register (ENIR)				
Interrupt flag	Holding the interrupt source using the	Holding the interrupt source using the DTP/interrupt cause register (EIRR)				
Process setting	Prohibit El ² OS (ICR: ISE="0")	Enable El ² OS (ICR: ISE="1")				
Process	Branched to the interrupt handling routine	After an automatic data transfer by El ² OS, Branched to the interrupt handling routine				

Register list

Register list									
DTP/Interrupt enable register (ENIR)									
_	7	6	5	4	3	2	1	0	Initial Value
Address: 00003CH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DTP/Interrupt source regis	ster (EIF	RR)							
	15	14	13	12	11	10	9	8	Initial Value
Address: 00003DH	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	0000000в
•	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Request level setting regis	ter (EL\	/R)							
	7	6	5	4	3	2	1	0	Initial Value
Address: 00003EH	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	15	14	13	12	11	10	9	8	Initial Value
Address: 00003FH	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	




12. Interrupt controller

The interrupt control register is located inside the interrupt controller, it exists for every I/O having an interrupt function. This register has the following functions.


• Setting of the interrupt levels of relevant peripheral

Register list



Note: Do not access interrupt control registers using any read modify write instruction because it causes a malfunction.






13. μ**DMAC**

μDMAC is simple DMA with the function equal with El²OS. It has 16 channels DMA transfer channels with the following features.

- Performs automatic data transfer between the peripheral resource (I/O) and memory
- The program execution of CPU stops in the DMA startup
- Capable of selecting whether to increment the transfer source and destination addresses
- DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register and descriptor
- A STOP request is available for stopping DMA transfer from the resource
- Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA status register is set and a termination interrupt is output to the transfer controller.

Register list



(Continued)

DMA buffer address pointer lower 8 bit (DBAPL)

3 2 1 0 Address: 007920H DBAPL DBAPL DBAPL DBAPL DBAPL DBAPL DBAPL DBAPL (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value XXXXXXXB

DMA buffer address pointer middle 8 bit (DBAPM)

DMA Buffer address pointer upper 8 bit (DBAPH)

DMA control register (DMACS)

Initial Value 15 14 13 12 11 10 8 Address: 007923н XXXXXXXXB RDY2 RDY1 **BYTEL** BW DIR SE (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA I/O register address pointer lower 8 bit (DIOAL)

Initial Value 3 2 1 0 Address: 007924H XXXXXXXXB A07 A06 A05 A04 A03 A02 A01 A00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA I/O register address pointer upper 8 bit (DIOAH)

Initial Value 15 13 12 11 10 9 8 Address: 007925H XXXXXXXXB A15 A14 A13 A12 A11 A10 A09 80A (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA data counter lower 8 bit (DDCTL)

Initial Value 2 0 5 4 3 1 Address: 007926н XXXXXXXXB B07 B06 B05 B04 B03 B02 B01 B00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA data counter upper 8 bit (DDCTH)


Initial Value 13 12 11 10 9 8 Address: 007927H XXXXXXXXB B11 B10 B09 B08 B15 B14 B13 B12 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Note: The above register is switched for each channel depending on the DCSR.

14. Address matching detection function

When the address is equal to the value set in the address detection register, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code (01H). As a result, the CPU executes the INT9 instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the program patch function is enabled.

2 address detection registers are provided, for each of which there is an interrupt enable bit. When the address matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code.




15. Delay interrupt generator module

The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware interrupt can be generated by software.

• Delay interrupt generator module function

	Function and control
Interrupt source	 Setting the R0 bit in the delayed interrupt request generation/release register to 1 (DIRR: R0 = 1) generates a delayed interrupt request. Setting the R0 bit in the delayed interrupt request generation/release register to 0 (DIRR: R0 = 0) cancels the delayed interrupt request.
Interrupt control	No setting of permission register is provided.
Interrupt flag	Set in bit R0 of the delayed interrupt request generation /clear register (DIRR : R0)
El ² OS support	Not ready for extended intelligent I/O service (EI ² OS).

• Block Diagram




16. ROM mirroring function selection module

The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read by accessing bank 00.

• ROM mirroring function selection module function

	Description
Mirror setting address	FFFFFFн to FF8000н in the FF bank can be read through 00FFFFн to 008000н in the 00 bank.
Interrupt source	None
El ² OS support	Not ready for extended intelligent I/O service (EI2OS).

• Block Diagram




17. Low power consumption (standby) mode

The F²MC-16LX can be set to save power consumption by selecting and setting the low power consumption mode.

CPU operation mode and functional description.

CPU operating clock	Operation mode	Description
	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by PLL multiplication of oscillator clock (HCLK) frequency.
PLL clock	Sleep	Only peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
PLL CIOCK	Time-base timer	Only the time-base timer operates at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
Main clock	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
IVIAIIT CIOCK	Time-base timer	Only the time-base timer operates at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
CPU intermittent operation mode	Normal run	The halved or PLL-multiplied oscillator clock (HCLK) frequency is used for operation while being decimated in a certain period.


Register list



18. Clock

The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation as PLL clock.

• Register list



19. 512 Kbits flash memory

The description that follows applies to the flash memory built in the MB90F337; it is not applicable to evaluation ROM or masked ROM.

The method of data write/erase to flash memory is following three types.

- Parallel writer
- Serial dedicated writer
- Write/erase by executing program
- · Description of 512 Kbits flash memory

512 Kbits flash memory is located in FF_H bank in the CPU memory map. Function of flash memory interface circuit enables read and program access from CPU.

Write/erase to flash interface is executed by instruction from CPU via flash memory interface, so rewrite of program and data is carried on in the mounting state effectively.

Data can be reprogrammed not only by program execution in existing RAM but by program execution in flash memory by dual operation. Also, erase/write and read in the different bank (Upper Bank/Lower Bank) is executed simultaneously.

- Features of 512 Kbits flash memory
 - Sector configuration: 64 Kwords × 8 bits/32 words × 16 bits (4 K × 4 + 16 K × 2 + 4 K × 4)
 - Simultaneous execution of erase/write and read by 2-bank configuration
 - Automatic program algorithm (Embedded Algorithm^{TM*})
 - Built-in deletion pause/deletion resume function
 - Detection of programming/erasure completion using data polling and the toggle bit
 - At least 10000 times guaranteed
 - Minimum flash read cycle time: 2 machine cycles
 - *: Embedded Algorithm™ is a trade mark of Advanced Micro Devices Inc.

Note: The read function of manufacture code and device code is not including. Also, these code is not accessed by the command.

- Flash write/erase
- Flash memory can not execute write/erase and read by the same bank simultaneously.
- Data can be programmed/deleted into and erased from flash memory by executing either the program residing in the flash memory or the one copied to RAM from the flash memory.

• Sector configuration of flash memory

Flash Memory CPU address Writer address	s *
---	-----

		 	
SA0 (4 Kbytes)	FF0000H	70000н	
SAU (4 Kbyles)	FF0FFFH	¦ 70FFFн	
SA1 (4 Kbytes)	FF1000H	71000н	논
SAT (4 Kbyles)	FF1FFFH	, 71FFFн	Baı
CA2 (4 Khytaa)	FF2000H	72000н	ower Bank
SA2 (4 Kbytes)	FF2FFFH	72FFFH	2
SA3 (4 Kbytes)	FF3000H	73000н	
SAS (4 KDytes)	FF3FFFH	73FFFH	
SA4 (16 Kbytes)	FF4000H	74000н	
SA4 (10 Rbytes)	FF7FFFH	77FFFн	
SA5 (16 Kbytes)	FF8000H	78000н	
OAS (10 Rbytes)	FFBFFFH	7BFFFH	
CAC (4 Kbytoo)	FFC000H	7С000н	녿
SA6 (4 Kbytes)	FFCFFFH	7CFFFH	Jpper Bank
SA7 (4 Kbytes)	FFD000H	7D000н	ledc
OAT (4 Rbytes)	FFDFFFH	7DFFFH	<u> </u>
SA8 (4 Kbytes)	FFE000H	7Е000н	
OAO (4 Noyles)	FFEFFFH	1 7EFFFн	
CAO (4Khytoo)	FFF000H	¦ 7F000н	
SA9 (4Kbytes)	FFFFFFH	, 1 7FFFFн	

^{*:} Flash memory writer address indicates the address equivalent to the CPU address when data is written to the flash memory using a parallel writer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

• Register list

Flash memory control status register (FMCS)

5 6 4 3 2 1 0 Address: 0000AEH INTE RDYINT Reserved LPM1 Reserved WE RDY LPM0 (R/W) (R/W) (R/W) (R) (W) (R/W) (W) (R/W) Initial Value 000X0000_B

Flash memory program control register (FWR0)

Address: 00790CH

3 2 1 0 SA5E SA4E SA3E SA7E SA6E SA2E SA1E SA0E (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 00000000B

Flash memory program control register (FWR1)

Address: 00790DH

 15
 14
 13
 12
 11
 10
 9
 0

 —
 —
 —
 —
 —
 SA9E
 SA8E

 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
 (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value 00000000B

Sector conversion setting register (SSR0)

Address: 00790EH

 7
 6
 5
 4
 3
 2
 1
 0

 —
 —
 —
 —
 —
 SEN0


 (R/W) (R/W) (—) (—) (—) (—) (—) (R/W)

Initial Value 00XXXXX0_B

Note: When writing to SSR0 register, write "0" except for SEN0.

• Standard configuration for Fujitsu standard serial on-board writing

The flash microcontroller programmer (AF220/AF210/AF120/AF110) made by Yokogawa Digital Computer Corp. is used for Fujitsu standard serial on-board writing.




Note: Inquire of Yokogawa Digital Computer Corporation for details about the functions and operations of the flash microcontroller programmer (AF220, AF210, AF120 and AF110), general-purpose common cable for connection (AZ210) and connectors.

• Pins Used for Fujitsu Standard Serial On-board Programming

Pin	Function	Description
MD2, MD1, MD0	Mode input pin	The device enters the serial program mode by setting $MD2 = 1$, $MD1 = 1$ and $MD0 = 0$.
X0, X1	Oscillation pin	Because the internal CPU operation clock is set to be the 1 multiplication PLL clock in the serial write mode, the internal operation clock frequency is the same as the oscillation clock frequency.
P60, P61	Write program start pins	Input a Low level to P60 and a High level to P61.
RST	Reset input pin	_
SIN0	Serial data input pin	UART0 is used as CLK synchronous mode.
SOT0	Serial data output pin	In write mode, the pins used for the UART0 CLK synchronous mode are
SCK0	Serial clock input pin	SIN0, SOT0, and SCK0.
Vcc	Power source input pin	When supplying the write voltage (MB90F337 : 3.3 V±0.3 V) from the user system, connection with the flash microcontroller programmer is not necessary. When connecting, do not short-circuit with the user power supply.
Vss	GND Pin	Share GND with the flash microcontroller programmer.

The control circuit shown in the figure is required for using the P60, P61, SIN0, SOT0 and SCK0 pins on the user system. Isolate the user circuit during serial on-board writing, with the /TICS signal of the flash microcontroller programmer.



Control circuit

The MB90F337 serial clock frequency that can be input is determined by the following expression. Use the flash microcontroller programmer to change the serial clock input frequency setting depending on the oscillator clock frequency to be used.

Inputable serial clock frequency = $0.125 \times \text{oscillation}$ clock frequency.

• Maximum serial clock frequency

Oscillation clock frequency	Maximum serial clock frequency acceptable to the flash microcontroller	Maximum serial clock frequency that can be set with the AF220/AF210/AF110	Maximum serial clock frequency that can be set with the AF200
At 6 MHz	750 kHz	500 kHz	500 kHz

System configuration of the flash microcontroller programmer (AF220/AF210/AF120/AF110) (made by Yokogawa Digital Computer Corp.)

Part number		Function					
	AF220/AC4P	Model with internal Ethernet interface	/100 V to 220 V power adapter				
Unit	AF210/AC4P	Standard model	/100 V to 220 V power adapter				
	AF120/AC4P	Single key internal Ethernet interface mode	/100 V to 220 V power adapter				
AF110/AC4P		Single key model	/100 V to 220 V power adapter				
AZ221		PC/AT RS232C cable for writer					
AZ210		Standard target probe (a) length : 1 m					
FF201		Control module for Fujitsu Microelectronics F ² MC-16LX flash microcontroller control module					
AZ290		Remote controller					
/P2		2 MB PC Card (option) Flash memory capacity to respond to 128 KB					
/P4		4 MB PC Card (option) Flash memory capacity to respond to 512 KB					

Contact to: Yokogawa Digital Computer Corporation TEL: 81-423-33-6224

Note: The AF200 flash microcontroller programmer is a retired product, but it can be supported using control module FF201.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Doromotor	Cumbal	Rating			Remarks		
Parameter	Symbol	Min	Max	Unit	Remarks		
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 4.0	V			
		Vss - 0.3	Vss + 4.0	V	*2		
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	N-ch open-drain (Withstand voltage I/O of 5 V)*		
		- 0.5	Vss + 4.5	V	USB I/O		
Output valtage*1	Vo	Vss - 0.3	Vss + 4.0	V	*2		
Output voltage*1	Vo	- 0.5	Vss + 4.5	V	USB I/O		
Maximum clamp current	I CLAMP	- 2.0	+2.0	mA	*4		
Total maximum clamp current	Σ ICLAMP		20	mA	*4		
"L" level maximum output	lol1	_	10	mA	Other than USB I/O*5		
current	lol2	_	43	mA	USB I/O*5		
(ii	lolav1	_	4	mA	*6		
"L" level average output current	lolav2	_	15/4.5	mA	USB-IO (Full speed/Low speed) *6		
"L" level maximum total output current	ΣΙοι		100	mA			
"L" level average total output current	Σ lolav	_	50	mA	*7		
"H" level maximum output	І он1	_	- 10	mA	Other than USB I/O*5		
current	І он2	_	- 43	mA	USB I/O*5		
"I I" lovel overese over	IOHAV1	_	- 4	mA	*6		
"H" level average output current	lohav2		-15/-4.5	mA	USB-IO (Full speed/Low speed) *6		
"H" level maximum total output current	ΣІон	_	- 100	mA			
"H" level average total output current	ΣΙομαν	_	- 50	mA	*7		
Power consumption	Pd	_	270	mW			
Operating temperature	TA	- 40	+ 85	°C			
Storage temperature	Tota	- 55	+ 150	°C			
Storage temperature	Tstg -	- 55	+ 125	°C	USB I/O		


^{*1 :} The parameter is based on Vss = 0.0 V.

^{*2:} V_I and V_O must not exceed V_{CC} + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

^{*3:} Applicable to pins: P60 to P67, UTEST

(Continued)

- *4: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P54
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than P60 to P67, DVP, DVM, HVP, HVM, UTEST, HCON
 - Sample recommended circuits:



- *5: A peak value of an applicable one pin is specified as a maximum output current.
- *6: The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.
- *7: The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Parameter	Syllibol	Min	Max	Offic	Remarks
		3.0	3.6	V	At normal operation (When using USB)
Power supply voltage	Vcc	2.7	3.6	V	At normal operation (When not using USB)
		1.8	3.6	V	Hold state of stop operation
	VIH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
	V _{IHS1}	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
Input "H" voltage	V _{IHS2}	0.8 Vcc	Vss + 5.3	V	N-ch open-drain (Withstand voltage I/O of 5 V)*
	VIHM	Vcc - 0.3	Vcc + 0.3	V	MD pin input
	VIHUSB	2.0	Vcc + 0.3	V	USB pin input
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
Iliput L Voltage	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
	VILUSB	Vss	0.8	V	USB pin input
Differential input sensitivity	V _{DI}	0.2	_	V	USB pin input
Differential common mode input voltage range	Vсм	0.8	2.5	V	USB pin input
Operating	TA	- 40	+ 85	°C	When not using USB
temperature	IA	0	+ 70	°C	When using USB

^{*:} Applicable to pins: P60 to P67, UTEST

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = - 40 °C to +85 °C)

Donomotor	Sym- bol	D '	O a malistic man		Value	- 40	Damania .	
Parameter		Pin name	Conditions	Min	Тур	Max	Unit	Remarks
Output "H" voltage	Vон	Output pins other than P60 to P67, HVP, HVM, DVP, DVM	Iон = −4.0 mA	Vcc - 0.5	_	Vcc	V	
		HVP, HVM, DVP, DVM	$R_L = 15 \text{ k}\Omega \pm 5\%$	2.8	—	3.6	V	
Output "L"	Vol	Output pins other than HVP, HVM, DVP, DVM	I _{OL} = 4.0 mA	Vss		Vss + 0.4	٧	
voltage		HVP, HVM, DVP, DVM	$R_L = 1.5 \text{ k}\Omega \pm 5\%$	0		0.3	٧	
Input leak current	IIL	Output pins other than P60 to P67, HVP, HVM, DVP, DVM	Vcc = 3.3 V, Vss < Vı < Vcc	- 10		+ 10	μΑ	
		HVP, HVM, DVP, DVM	_	- 5	_	+ 5	μΑ	
Pull-up resistance	RPULL	P00 to P07, P10 to P17	Vcc = 3.3 V, T _A = + 25 °C	25	50	100	kΩ	
Open drain output current	ILIOD	P60 to P67	_		0.1	10	μΑ	
	Icc	lcc ·	Vcc = 3.3 V, Internal frequency 24 MHz, At normal operating At USB operating (USTP = 0)	_	55	65	mA	MB90F337
				_	50	60	mA	MB90337
			Vcc = 3.3 V, Internal frequency 24 MHz, At normal operating At non-operating USB (USTP = 1)	_	50	60	mA	MB90F337
Power				_	45	55	mA	MB90337
supply current	Iccs	Vcc	Vcc = 3.3 V, Internal frequency 24 MHz, At sleep mode		25	40	mA	
	Істѕ		Vcc = 3.3 V, Internal frequency 24 MHz, At timer mode	_	3.5	10	mA	
			Vcc = 3.3 V, Internal frequency 3 MHz, At timer mode	_	1.0	2.0	mA	
	Іссн		T _A = +25 °C, At stop mode	_	1	40	μΑ	

(Continued)

(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Sym- bol	Pin name	Conditions	Value			Unit	Remarks
arameter				Min	Тур	Max	Oiiit	Remarks
Input capacitance	CIN	Other than Vcc and Vss	_	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	
Pull-down resistor	Rdown	MD2	Vcc = 3.0 V At T _A = +25 °C	25	50	100	kΩ	MB90337
USB I/O output impedance	Zusb	DVP, DVM HVP, HVM	_	3		14	Ω	


Note: P60 to P67 are N-ch open-drain pins usually used as CMOS.


4. AC Characteristics

(1) Clock input timing


(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = -40 °C to +85 °C)

Parameter	Sym-	Pin		Value		Unit	Remarks
raiailletei	bol	name	Min	Тур	Max	Oilit	Remarks
Clock frequency	fcн X0. X1	X0, X1	_	6		MHz	When oscillator is used
Clock frequency	ICH	Λυ, Λ1	6	_	24	MHz	External clock input
Clock cycle time	t HCYL	X0, X1		166.7		ns	When oscillator is used
Clock cycle time	LHCYL	Λυ, Λ1	166.7	_	41.7	ns	External clock input
Input clock pulse width	Pwh Pwl	X0	10	_	_	ns	A reference duty ratio is 30% to 70%.
Input clock rise time and fall time	tcr tcf	X0		_	5	ns	At external clock
Internal operating clock frequency	fсР	_	3		24	MHz	When main clock is used
Internal operating clock cycle time	t cp	_	42		333	ns	When main clock is used





The AC standards provide that the following measurement reference voltages.




(2) Reset

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$

Parameter	Sym-	Pin	Conditions	Value	alue		Remarks	
Tarameter	bol	name	Min		Max	Unit	Nemarks	
Reset input time	t rstl	RST	_	500	_	ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode	
				Oscillation time of oscillator* + 500 ns		μs	At stop mode	

*: Oscillation time of oscillator is the time that the amplitude reaches 90 %. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a ceramic oscillator, and 0 milliseconds on an external clock.




(3) Power-on reset

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Pin namo	Conditions	Va	lue	Unit	Remarks	
Farameter	Syllibol	Fili lialile	Conditions	Min	Max	Onit	ixemarks	
Power supply rising time	t R	Vcc		0.05	30	ms		
Power supply shutdown time	toff	Vcc	_	1	_	ms	Waiting time until power-on	


Notes : \bullet $\,$ Vcc must be lower than 0.2 V before the power supply is turned on.

- The above standard is a value for performing a power-on reset.
- In the device, there are internal registers which is initialized only by a power-on reset. When the initial ization of these items is expected, turn on the power supply according to the standards.



Note: Sudden change of power supply voltage may activate the power-on reset function.

When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.




(4) UART0, UART1 I/O extended serial timing

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Farameter	Syllibol	Fin name	Conditions	Min	Max	Ollit
Serial clock cycle time	tscyc	SCKx		8 tcp		ns
$SCK \downarrow \to SOT$ delay time	tslov	SCKx SOTx	Internal shift clock	- 80	+ 80	ns
Valid SIN → SCK ↑	t ıvsh	SCKx SINx	Mode output pin is $C_L = 80 \text{ pF} + 1 \text{ TTL}$	100	_	ns
SCK ↑ → valid SIN hold time	t shix	SCKx SINx		60	_	ns
Serial clock H pulse width	t shsl	SCKx, SINx		4 tcp	_	ns
Serial clock L pulse width	t slsh	SCKx, SINx		4 tcp	_	ns
$SCK \downarrow \to SOT$ delay time	tslov	SCKx SOTx	External shift clock Mode output pin is	_	150	ns
Valid SIN → SCK ↑	t ıvsh	SCKx SINx	C _L = 80 pF + 1 TTL	60	_	ns
SCK ↑ → valid SIN hold time	t sнıx	SCKx SINx		60	_	ns

Notes: • Above rating is the case of CLK synchronous mode.

- C_L is a load capacitance value on pins for testing.
- tcp is the machine cycle period (unit : ns) . Refer to "(1) Clock input timing".



(5) I2C timing

(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = -40 $^{\circ}C$ to +85 $^{\circ}C)$


Paramatar	Comple of	Conditions	Va	lue	Unit
Parameter	Symbol	Conditions	Min	Max	Unit
SCL clock frequency	fscL		0	100	kHz
(Repeat) [start] condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t HDSTA	Power-supply of external pull-up resistor at 5.0 V	4.0		μs
SCL clock "L" width	tLOW	$R = 1.2 \text{ k}\Omega$, $C = 50 \text{ pF}^{*2}$	4.7		μs
SCL clock "H" width	t HIGH	Power-supply of external pull-up resistor	4.0	_	μs
Repeat [start] condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	at 3.6 V R = 1.0 k Ω , C = 50 pF* ²	4.7	_	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t hddat		0	3.45*3	μs
Data setup time		Power-supply of external pull-up resistor at 5.0 V fcP*1 \leq 20 MHz, R = 1.2 k Ω , C = 50 pF*2 Power-supply of external pull-up resistor at 3.6 V fcP*1 \leq 20 MHz, R = 1.0 k Ω , C = 50 pF*2	250*4	_	
SDA ↓ ↑ → SCL ↑	tsudat	Power-supply of external pull-up resistor at 5.0 V fcp*1 > 20 MHz, R = 1.2 k Ω , C = 50 pF*2 Power-supply of external pull-up resistor at 3.6 V fcp*1 > 20 MHz, R = 1.0 k Ω , C = 50 pF*2	200*4	_	ns
[Stop] condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t susto	Power-supply of external pull-up resistor at 5.0 V	4.0	_	μs
Bus free time between [stop] condition and [start] condition	t BUS	R = 1.2 kΩ, C = 50 pF* ² Power-supply of external pull-up resistor at 3.6 V R = 1.0 kΩ, C = 50 pF* ²	4.7	_	μs

^{*1 :} fcp is internal operating clock frequency. Refer to "(1) Clock input timing".

^{*2 :} R and C are pull-up resistance of SCL and SDA lines and load capacitance.


^{*3 :} The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

^{*4 :} Refer to "• Note of SDA, SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.




(6) Timer Input Timing

(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Farameter	Symbol	Fili lialile	Conditions	Min	Max	Onit
Input pulse width	t тıwн t тıwL	PWC	_	4 tcp	_	ns


Note: tcp is the machine cycle period (unit: ns). Refer to "(1) Clock input timing".



(7) Timer output timing

$$(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$$

Parameter	Symbol	Symbol Pin name Conditions		Val	Unit	
Parameter		riii iiaiiie	Conditions	Min	Max	Oilit
CLK ↑ → Touт change time PPG0 to PPG3 change time	t TO	PPGx	_	30	_	ns




(8) Trigger Input Timing

 $(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	I Pin name Conditions		Val	Value		Remarks
Farameter	Syllibol	Fili Ilalile	Min Max		Unit	Keillaiks	
Input pulse width	t trgh	INTx		5 t CP	_	ns	At normal operating
Input puise width	t trgl	IINIX		1		μs	At Stop mode

Note: tcp is the machine cycle period (unit: ns). Refer to "(1) Clock input timing".




5. USB characteristics

(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, T_A = 0 °C to +70 °C)


Doromotor	Comphal	Sym-	Va	lue	11:4:4	Domonico
Parameter	Symbol	bol	Min	Max	Unit	Remarks
	Input High level voltage	VIH	2.0	_	V	
Input	Input Low level voltage	VIL	_	0.8	V	
characteristics	Differential input sensitivity	VDI	0.2	_	V	
	Differential common mode range	Vсм	0.8	2.5	V	
	Output High level voltage	Vон	2.8	3.6	V	Іон = -200 μА
	Output Low level voltage		0.0	0.3	V	IoL = 2 mA
	Cross over voltage	Vcrs	1.3	2.0	V	
	Rise time	t FR	4	20	ns	Full Speed
Output	Rise time	t LR	75	300	ns	Low Speed
characteristics	Fall time	tff	4	20	ns	Full Speed
	raii uiile	t LF	75	300	ns	Low Speed
	Biging/folling time metahing	t RFM	90	111.11	%	(Tfr/Tff)
	Rising/falling time matching	t RLM	80	125	%	(Tlr/Tlf)
	Output impedance	ZDRV	28	44	Ω	Including Rs = 27 Ω
Series resistance		Rs	25	30	Ω	Recommended value = 27 Ω at using USB*

^{*:} Arrange the series resistance RS values in order to set the impedance value within the output impedance ZSRV.


• Data signal timing (Full Speed)




• Data signal timing (Low Speed)



• Load condition (Full Speed)



• Load condition (Low Speed)



6. Flash memory write/erase characteristics


Parameter	Condition		Value		Unit	Remarks
rarameter	Condition	Min	Тур	Max	Offic	Remarks
Sector erase time (4 Kbytes sector)		_	0.2	0.5	S	Excludes 00 _H programming prior to erasure.
Sector erase time (16 Kbytes sector)	T _A = + 25 °C	_	0.5	7.5	S	Excludes 00 _H programming prior to erasure.
Chip erase time	Vcc = 3.0 V	_	2.6	_	S	Excludes 00 _H programming prior to erasure.
Word (8 bits width) programming time		_	16	3600	μs	Except for over head time of system
Program/erase cycle	_	10000	_	_	cycle	
Flash data retention time	Average T _A = +85 °C	20	_	_	year	*


 $^{^{\}star}$: This value comes from the technology qualification. (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 $^{\circ}\text{C}$)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F337PFM MB90337PFM	64-pin plastic LQFP (FPT-64P-M09)	
MB90V330A	299-pin ceramic PGA (PGA-299C-A01)	For evaluation

■ PACKAGE DIMENSION





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
4	■ PRODUCT LINEUP	Changed VBUS to UTEST.
5	■ PIN ASSIGNMENT	
7	■ PIN DESCRIPTION Pin no. 56, 57, 58	Changed the description; Data input pin for simple serial I/O → Data input pin for extended I/O serial interface
	Pin no. 1	For pin name, VBUS → UTEST For status at reset/ function, VBUS → UTEST input For function, "Status detection pin of USB cable (withstand voltage of 5 V)" → "USB test pin. Connect this to a pull-down resistor during normal usage."
10	■ HANDLING DEVICES 5. About crystal oscillator circuit	Added at the end of the section; Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.
12	■ BLOCK DIAGRAM	Changed VBUS to UTEST.
16	■ I/O MAP Address 000060 _H	For the register, PWC Dividing Ratio Register → PWC Dividing Ratio Control Register
17	Address 000072H	For the register, I ² C Bus Clock Selection Register \rightarrow I ² C Bus Clock Control Register
	Address 0000A0H	For the register, Low Power Consumption Mode Register → Low Power Consumption Mode Control Register
	Address 0000A8 _H	For the register, Watchdog Control Register → Watchdog Timer Control Register
	Address 0000AE _H	For the register abbreviation, FMCR → FMCS
18	Address 0000D1H	Prohibited → UDC Control Register
19	Address 0000D2H	For the initial value, $X1000000_B \rightarrow 01000000_B$
	Address 0000D3H	For the initial value, XXXX000X _B \rightarrow XXXX0000 _B
	Address 0000DF _H	For the initial value, $00000000_B \rightarrow XXXXX000_B$
	Address 0000E0H	For the initial value, $00000000_B \rightarrow XX000000_B$
	Address 0000E4H	For the initial value, XXXXXXXXB \rightarrow 0XXXXXXXB
	Address 0000E5H	For the initial value, $100XX00X_B \rightarrow 100XX000_B$
	Address 0000E9н, 0000EВн, 0000EDн, 0000EFн	For the initial value, $1000000X_B \rightarrow 10000000B$
20	Address 00790C _H	For the register, Flash Program Control Register 0 → Flash Memory Program Control Register 0
	Address 00790DH	For the register, Flash Program Control Register 1 → Flash Memory Program Control Register 1

(Continued)

Page	Section	Change Results		
22	■ INTERRUPT SOURCES,	For the $\mu DMAC$, "2 to 6" \rightarrow "2 to 6*2".		
23	INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS. USB function 2	Added the footnote of *2.		
	■ Content of USB Interruption Factor USB function 2	Added the " * " and its footnote.		
	USB function 3	Deleted the VOFF, VON.		
34	■ PERIPHERAL RESOURCES 5. Multifunction timer • 8/16-bit PPG timer	PPG control register (PPGC0 to PPGC3) → PPG operation mode control register (PPGC0 to PPGC3)		
		PPG clock control register (PCS01, PCS23) → PPG output control register (PPG01, PPG23)		
38	PWC timer	Ratio of dividing frequency control register (DIVR) → PWC ratio of dividing frequency control register (DIVR)		
41	6. UART	Serial input/output register (SIDR0, SIDR1/SODR0, SODR1) → Serial input/output data register (SIDR0, SIDR1/SODR0, SODR1)		
		Serial data register (SSR0, SSR1) → Serial status register (SSR0, SSR1)		
45	8. I ² C Interface	I^2C bus clock selection register (ICCR0) \rightarrow I^2C bus clock control register (ICCR0)		
47	9. USB Function	Deleted the following list; • Capable of detection of connection and disconnection by monitoring the USB bus power line.		
		Changed the register list in UDC control register (UDCC) and EP0 control register (EP0C).		
48		Changed the register list in Time stamp register (TMSP), UDC status register (UDCS), and UDC Interrupt enable register (UDCIE).		
49		For EP0O status register (EP0OS), changed to "Reserved" for the bit8 and bit7 and changed the initial value.		
		For EP1 status register (EP1S), changed to "Reserved" for the bit12 and changed (R/W) to (R) in the bit8 to bit0.		
		For EP2/3/4/5 status register (EP2S to EP5S), changed to "Reserved" for bit12, bit8, bit7, (R/W) to (R) for the bit6 to bit0, and changed the initial values.		
51	10. USB Mini-HOST	Deleted all of the "USB" from the register names. Changed the "USB retry timer setting register 0/1/2 (HRTIMER)" to "Retry timer setting register (HRTIMER)".		


(Continued)


(Continued)

Page	Section	Change Results		
52	■ PERIPHERAL RESOURCES 10. USB Mini-HOST	Deleted all of the "USB" from the register names. Changed the "USB EOF setting register 0/1 (HEOF)" to "EOF setting register (HEOF)".		
		Changed the "USB token end point register (HTOKEN)" to "Host token end point register (HTOKEN)".		
65	19. 512 Kbits flash memory	Flash memory control register (FMCS) → Flash memory control status register (FMCS)		
68	■ ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	For "L" level average output current, Iolav "3" \rightarrow Iolav "4", Iolav "15/4.5"		
		For "L" level maximum total output current, ΣloL "60" $\to \Sigma loL$ "100"		
		For "L" level average total output current, $\Sigma lolav$ "30" $\rightarrow \Sigma lolav$ "50"		
		For "H" level average output current, IOHAV " − 3" → IOHAV1 " − 4", IOHAV2 " − 15/ − 4.5"		
		For "H" level maximum total output current, ΣIoh " -60 " $\to \Sigma Ioh$ " -100 "		
		For "H" level average total output current, ΣI_{OHAV} " -30 " $\to \Sigma I_{OHAV}$ " -50 "		
		Changed the footnote *3 "Applicable to pins : P60 to P67, VBUS" to "Applicable to pins : P60 to P67, UTEST"		
69		Changed the "VBUS" to "UTEST" in the footnote *4 " • Note that analog system input/output pins other than P60 to P67, DVP,DVM, HVP, HVM, UTEST, HCON".		
70	2. Recommended Operating Conditions	Deleted the "Series resistance". Changed the "VBUS" to "UTEST" in the footnote.		
72	3. DC Characteristics	Added the "USB I/O output impedance".		
76	4. AC Characteristics (3) Power-on reset	Changed the minimum value of the "Power supply rising time" : "—" \rightarrow "0.05"		
78	(5) I ² C timing	Added "*4" to the minimum value in the "Data setup time SDA ↓↑→ SCL↑" Added the footnote : *4 : Refer to " • Note of SDA, SCL set-up time".		
81	5. USB characteristics	For the symbol of parameter, Output resistance of Output characteristics → Output impedance of Output characteristics. Added the "Series resistance".		
82		Changed the figures of " • Load condition (Full Speed)" and " • Load condition (Low Speed)"		
84	■ ORDERING INFORMATION	Added the MB90V330A.		

The vertical lines marked in the left side of the page show the changes.

MEMO		





FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.

151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.