

## Digital Video Level Shifter from AC coupled digital video input to a DVI/HDMI transmitter

### Features


- Converts low-swing AC coupled differential input to HDMI rev 1.3 compliant open-drain current steering Rx terminated differential output
- HDMI level shifting operation up to 2.5Gbps per lane (250MHz pixel clock)
- Integrated 50-ohm termination resistors for AC-coupled differential inputs.
- Enable/Disable feature to turn off TMDS outputs to enter low-power state.
- Output slew rate control on TMDS outputs to minimize EMI.
- Transparent operation: no re-timing or configuration required.
- 3.3 Power supply required.
- Integrated ESD protection to 2kV Human Body on all I/O pins
- DDC level shifters
- Level shifter for HPD signal from HDMI/DVI connector
- Integrated pull-down on HPD\_sink input guarantees "input low" when no display is plugged in

### Description


Pericom Semiconductor's PI3VDP411LS provides the ability to use a Dual-mode DP transmitter in HDMI mode. This flexibility provides the user a choice of how to connect to their favorite display. All signal paths accept AC coupled video signals. The PI3VDP411LS converts this AC coupled signal into an HDMI rev 1.3 compliant signal with proper signal swing. This conversion is automatic and transparent to the user.

The PI3VDP411LS supports up to 2.5Gbps, which provides 12-bits of color depth per channel, as indicated in HDMI rev 1.3.

### Pin Configuration



**Block Diagram**



**Table 1: Package Pinout**

Pin Number	Pin Name
1	GND
2	VCC3V
3	OC_0
4	OC_1
5	GND
6	OC_2(REXT)
7	HPD_SOURCE
8	SDA_SOURCE
9	SCL_SOURCE
10	OC_3
11	VCC3V
12	GND
13	OUT_D4+
14	OUT_D4-
15	VCC3V
16	OUT_D3+
17	OUT_D3-
18	GND
19	OUT_D2+
20	OUT_D2-
21	VCC3V
22	OUT_D1+
23	OUT_D1-
24	GND
25	OE#
26	VCC3V
27	GND
28	SCL_SINK
29	SDA_SINK
30	HPD_SINK
31	GND
32	DDC_EN
33	VCC3V
34	EQ_0
35	EQ_1
36	GND
37	GND
38	IN_D1-
39	IN_D1+
40	VCC3V
41	IN_D2-
42	IN_D2+

Pin Number	Pin Name
43	GND
44	IN_D3-
45	IN_D3+
46	VCC3V
47	IN_D4-
48	IN_D4+

**Maximum Ratings** (Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature.....	-65°C to +150°C
Supply Voltage to Ground Potential.....	-0.5V to +5V
DC Input Voltage.....	-0.5V to V <sub>DD</sub>
DC Output Current.....	120mA
Power Dissipation.....	1.0W

**Note:** Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 2: Signal Descriptions**

Pin Name	Type	Description									
OE#	5.5V tolerant low-voltage single-ended input	Enable for level shifter path									
		<table border="1"> <thead> <tr> <th>OE#</th> <th>IN_D Termination</th> <th>OUT_D Outputs</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>&gt;100KΩ</td> <td>High-Z</td> </tr> <tr> <td>0</td> <td>50Ω</td> <td>Active</td> </tr> </tbody> </table>	OE#	IN_D Termination	OUT_D Outputs	1	>100KΩ	High-Z	0	50Ω	Active
		OE#	IN_D Termination	OUT_D Outputs							
1	>100KΩ	High-Z									
0	50Ω	Active									
IN_D4+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D4+ makes a differential pair with IN_D4-.									
IN_D4-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D4- makes a differential pair with IN_D4+.									
IN_D3+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D3+ makes a differential pair with IN_D3-.									
IN_D3-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D3- makes a differential pair with IN_D3+.									
IN_D2+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D2+ makes a differential pair with IN_D2-.									
IN_D2-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D2- makes a differential pair with IN_D2+.									
IN_D1+	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D1+ makes a differential pair with IN_D1-.									
IN_D1-	Differential input	Low-swing diff input from GMCH PCIE outputs. IN_D1- makes a differential pair with IN_D1+.									
OUT_D4+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D4+ makes a differential output signal with OUT_D4-.									
OUT_D4-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D4- makes a differential output signal with OUT_D4+.									
OUT_D3+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D3+ makes a differential output signal with OUT_D3-.									
OUT_D3-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D3- makes a differential output signal with OUT_D3+.									

Pin Name	Type	Description						
OUT_D2+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D2+ makes a differential output signal with OUT_D2-.						
OUT_D2-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D2- makes a differential output signal with OUT_D2+.						
OUT_D1+	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D1+ makes a differential output signal with OUT_D1-.						
OUT_D1-	TMDS Differential output	HDMI 1.3 compliant TMDS output. OUT_D1- makes a differential output signal with OUT_D1+.						
HPD_SINK	5V tolerance single-ended input	Low Frequency, 0V to 5V (nominal) input signal. This signal comes from the HDMI connector. Voltage High indicates "plugged" state; voltage low indicated "unplugged". HPD_SINK is pulled down by an integrated 100K ohm pulldown resistor.						
HPD_SOURCE	3.3V single-ended output	HPD_SOURCE: 0V to 3.3V (nominal) output signal. This is level-shifted version of the HPD_SINK signal.						
SCL_SOURCE	Single-ended 3.3V open-drain DDC I/O	3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SCL_SINK through voltage-limiting intergrated NMOS passgate.						
SDA_SOURCE	Single-ended 3.3V open-drain DDC I/O	3.3V DDC Data I/O. Pulled up by external termination to 3.3V. Connected to SDA_SINK through voltage-limiting intergrated NMOS passgate.						
SCL_SINK	Single-ended 5V open-drain DDC I/O	5V DDC Clock I/O. Pulled up by external termination to 5V. Connected to SCL_SOURCE through voltage-limiting integrated NMOS passgate.						
SDA_SINK	Single-ended 5V open-drain DDC I/O	5V DDC Data I/O. Pulled up by external termination to 5V. Connected to SDA_SOURCE through voltage-limiting integrated NMOS passgate.						
DDC_EN	5.0V tolerant Single-ended input	Enables bias voltage to the DDC passgate level shifter gates. (May be implemented as a bias voltage connection to the DDC pass gates themselves.) <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>DDC_EN</td> <td>Passgate</td> </tr> <tr> <td>0V</td> <td>Disabled</td> </tr> <tr> <td>3.3V</td> <td>Enabled</td> </tr> </table>	DDC_EN	Passgate	0V	Disabled	3.3V	Enabled
DDC_EN	Passgate							
0V	Disabled							
3.3V	Enabled							
VCC3V	3.3V DC Supply	3.3V ± 10%						
OC_2 (1) (REXT)	3.3V single-ended control input	Acceptable connections to OC_1 (REXT) pin are: Resistor to GND; Resistor to 3.3V; NC. (Resistor should be 0-ohm).						

**Note:**

1) internal 100Kohm pull-up

Pin Name	Type	Description
OC_3 <sup>(1)</sup>	Analog connection to external component or supply	Acceptable connections to OC_3 pin are: short to 3.3V or to GND; NC.
OC_0 <sup>(1)</sup> OC_1 <sup>(1)</sup> EQ_0 <sup>(1)</sup> EQ_1 <sup>(1)</sup>	Output and Input jitter elimination control	Control pins are to enable Jitter elimination features. For normal operation these pins are tied GND or to VCC3V. Please see the truth tables for more information.

**Notes:**

1) internal 100Kohm pull-up

**Truth Table 1**

OC_3	OC_2	OC_1	OC_0	Vswing (mV)	Pre/De-emphasis
0	0	0	0	500	0
0	0	0	1	600	0
0	0	1	0	750	0
0	0	1	1	1000	0
0	1	0	0	500	0
0	1	0	1	500	1.5dB
0	1	1	0	500	3.5dB
0	1	1	1	500	6dB
1	0	0	0	400	0
1	0	0	1	400	3.5dB
1	0	1	0	400	6dB
1	0	1	1	400	9dB
1	1	0	0	1000	0
1	1	0	1	1000	-3.5dB
1	1	1	0	1000	-6dB
1	1	1	1	1000	-9dB

**Truth Table 2**

EQ_0	EQ_1	Equalization (dB)
0	0	3
0	1	7.2
1	0	10
1	1	12

Electrical Characteristics

**Table 3: Power Supplies and Temperature Range**

Symbol	Parameter	Min	Nom	Max	Units	Comments
VCC3V	3.3V Power Supply	3.0	3.3	3.6	V	
ICC	Max Current			100	mA	Total current from VCC 3.3V supply when de-emphasis/pre-emphasis is set to 0dB.
TCASE	Case temperature range for operation with spec.	-10		50	Celcius	

**Table 4:  $\overline{OE}$  Description**

OE#	Device State	Comments
Asserted (low voltage)	Differential input buffers and output buffers enabled. Input impedance = 50 $\Omega$	Normal functioning state for IN_D to OUT_D level shifting function.
Unasserted (high voltage)	<p>Low-power state.</p> <p>Differential input buffers and termination are disabled. Differential inputs are in a high-impedance state.</p> <p>OUT_D level-shifting outputs are disabled.</p> <p>OUT_D level-shifting outputs are in high-impedance state.</p> <p>Internal bias currents are turned off.</p>	<p>Intended for lowest power condition when:</p> <ul style="list-style-type: none"> <li>• No display is plugged in or</li> <li>• The level shifted data path is disabled</li> </ul> <p>HPD_SINK input and HPD_SOURCE output are not affected by OE# SCL_SOURCE, SCL_SINK, SDA_SOURCE and SDA_SINK signals and functions are not affected by OE#</p>

**Table 5: Differential Input Characteristics for IN\_D and RX\_IN signals**

Symbol	Parameter	Min	Nom	Max	Units	Comments
Tbit	Unit Interval	360			ps	Tbit is determined by the display mode. Nominal bit rate ranges from 250Mbps to 2.5Gbps per lane. Nominal Tbit at 2.5 Gbps=400ps. 360ps=400ps-10%
V <sub>RX-DIFFp-p</sub>	Differential Input Peak to Peak Voltage	0.175		1.200	V	$V_{RX-DIFFp-p} = 2 V_{RX-D+} \times V_{RX-D-} $ Applies to IN_D and RX_IN signals
T <sub>RX-EYE</sub>	Minimum Eye Width at IN_D input pair	0.8			Tbit	The level shifter may add a maximum of 0.02UI jitter
V <sub>CM-AC-pp</sub>	AC Peak Common Mode Input Voltage			100	mV	$V_{CM-AC-pp} =  V_{RX-D+} + V_{RX-D-} /2 - V_{RX-CM-DC}$ . $V_{RX-CM-DC} = DC(avg) \text{ of }  V_{RX-D+} + V_{RX-D-} /2$ VCM-AC-pp includes all frequencies above 30 kHz.
Z <sub>RX-DC</sub>		40	50	60	Ω	Required IN_D+ as well as IN_D- DC impedance (50Ω ± 20% tolerance).
V <sub>RX-Bias</sub>		0		2.0	V	Intended to limit power-up stress on chipset's PCIE output buffers.
Z <sub>RX-HIGH-Z</sub>		100			kΩ	Differential inputs must be in a high impedance state when OE# is HIGH.



### TMDS Outputs

The level shifter's TMDS outputs are required to meet HDMI 1.3 specifications.

The HDMI 1.3 Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3 specification.

**Table 6: Differential Output Characteristics for TMDS\_OUT signals**

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>H</sub>	Single-ended high level output voltage	AVCC-10mV	AVCC	AVCC+10mV	V	AVCC is the DC termination voltage in the HDMI or DVI Sink. AVCC is nominally 3.3V
V <sub>L</sub>	Single-ended low level output voltage	AVCC-600mV	AVCC-500mV	AVCC-400mV	V	The open-drain output pulls down from AVCC.
V <sub>SWING</sub>	Single-ended output swing voltage	450mV	500mV	600mV	V	Swing down from TMDS termination voltage (3.3V ± 10%)
I <sub>OFF</sub>	Single-ended current in high-Z state			10	µA	Measured with TMDS outputs pulled up to AVCC Max (3.6V) through 50Ω resistors.
T <sub>R</sub>	Rise time	125ps		0.4Tbit	ps	Max Rise/Fall time @2.7Gbps = 148ps. 125ps = 148-15%
T <sub>F</sub>	Fall time	125ps		0.4Tbit	ps	Max Rise/Fall time @2.7Gbps = 148ps. 125ps = 148-15%
T <sub>SKEW-INTRA</sub>	Intra-pair differential skew			30	ps	This differential skew budget is in addition to the skew presented between D+ and D- paired input pins. HDMI revision 1.3 source allowable intra-pair skew is 0.15Tbit.
T <sub>SKEW-INTER</sub>	Inter-pair lane-to-lane output skew			100	ps	This lane-to-lane skew budget is in addition to skew between differential input pairs
T <sub>JIT</sub>	Jitter added to TMDS signals			25	ps	Jitter budget for TMDS signals as they pass through the level shifter. 25ps = 0.056 Tbit at 2.25 Gb/s

**Table 8: HPD Input Characteristics**

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>IH-HPD</sub>	Input High Level	2.0	5.0	5.3	V	Low-speed input changes state on cable plug/unplug
V <sub>IL-HPD</sub>	HPD_sink Input Low Level	0		0.8	V	
I <sub>IN-HPD</sub>	HPD_sink Input Leakage Current			70	μA	Measured with HPD_sink at V <sub>IH-HPD</sub> max and V <sub>IL-HPD</sub> min
V <sub>OH-HPDB</sub>	HPD_sink Output High-Level	2.5		V <sub>CC</sub>	V	V <sub>CC</sub> = 3.3V ± 10%
V <sub>OL-HPDB</sub>	HPD_sink Output Low-Level	0		0.02	V	
T <sub>HDP</sub>	HPD_sink to HPD_source propagation delay			200	ns	Time from HPD_sink changing state to HPD_source changing state. Includes HPD_source rise/fall time
T <sub>RF-HPDB</sub>	HPD_source rise/fall time	1		20	ns	Time required to transition from V <sub>OH-HPDB</sub> to V <sub>OL-HPDB</sub> or from V <sub>OL-HPDB</sub> to V <sub>OH-HPDB</sub>


**Table 9:  $\overline{OE}$  Input and DDC\_EN**

Symbol	Parameter	Min	Nom	Max	Units	Comments
V <sub>IH</sub>	Input High Level	2.0		V <sub>CC3V</sub>	V	TMDS enable input changes state on cable plug/unplug
V <sub>IL</sub>	Input Low Level	0		0.8	V	
I <sub>IN</sub>	Input Leakage Current			10	μA	Measured with input at V <sub>IH-EN</sub> max and V <sub>IL-EN</sub> min

**Table 10: Termination Resistors**

Symbol	Parameter	Min	Nom	Max	Units	Comments
R <sub>HPD</sub>	HPD_sink input pull-down resistor.	80K	100k	120K	Ω	Guarantees HPD_sink is LOW when no display is plugged in.

**Packaging Mechanical: 48-Pin, TQFN (ZD)**



**Ordering Information**

Ordering Code	Package Code	Package Description
PI3VDP411LSZDE	ZD	48-pin Pb-free & Green, TQFN

**Notes:**

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel