

ADC-847 Microprocessor-Compatible 8-Bit A/D Converter

FEATURES

- Microprocessor compatible
- 9 Microseconds conversion time
- 8-Bit resolution
- ± 1/4 LSB linearity error
- Ratiometric operation


GENERAL DESCRIPTION

DATEL ADC-847 is a low cost, monolithic, 8-bit A/D converter designed to interface directly with a microprocessor via three state outputs. The device appears as a memory location or I/O port to the microprocessor and thus requires a minimum of interfacing logic. Using the successive approximation technique, the ADC-847 completes an 8-bit conversion in 9 microseconds with a maximum linearity error as low as \pm 1/4 LSB.


The data outputs of the ADC-847 are provided with three-state buffers to allow connection to a common data bus. The digital control lines; WR, RD and BUSY are active low and are available in most microprocessor memory systems. The BUSY output uses a passive pull-up for CMOS/TTL compatibility which also allows up to four BUSY outputs to be connected together to form a common interrupt line. The ADC-847 will operate as a normal A/D converter for non-microprocessor applications.

Other important features include single supply operation capability, ratiometric operation, internal reference circuit and internal clock generator. The clock generator requires only an external capacitor or the device may be driven with an external clock. The reference circuit only requires an external resistor and capacitor or an external reference voltage can be connected to the reference input (Pin 7) if required. The ADC-847 is an ideal choice for many process control and instrumentation applications.

The ADC-847 is available for operation over the commercial, 0°C to +70°C and military, -55°C to +125°C temperature ranges and is packaged in either an 18 pin plastic or ceramic DIP.



MECHANICAL DIMENSIONS INCHES (MM)



INPUT/OUTPUT CONNECTIONS

PIN	FUNCTION
1	BUSY (STATUS)
2	RD (OUTPUT ENABLE)
3	CLOCK
4	WR (START CONVERSION)
5_	EXTERNAL RESISTOR
6	ANALOG INPUT
7	REFERENCE INPUT
8	REFERENCE OUTPUT
9	GROUND
10	+ V SUPPLY
11	DB7 (MSB)
12	DB6
13	DB5
14	DB4
15	DB3
16	DB2
17	DB1
18	DBO (LSB)

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

1-128



ABSOLUTE MAXIMUM RATINGS, ALL MODELS	ADC-847A	ADC-847B	ADC-847M
Supply Voltage		+ 7.0V V _S V _S	

FUNCTIONAL SPECIFICATIONS, ALL MODELS

Typical at +25°C, +5V dc supply voltage, 900 kHz clock frequency, unless otherwise

ANALOG INPUTS	ADC-847A	ADC-847B	ADC-847
Analog Input Ranges		0 to +10V, ±	5V, ± 10V
Input Resistance		100 kΩ	
Reference Input Range		+1V to +3V	
Input Current ¹		1 μΑ	
DIGITAL INPUTS			
Input Logic Level, Vin ("1"), minimum 1		2V	
Input Logic Level Vin ("0") maximum		0.87	
Input Logic Level lin ("1")2		300 μA	
Input Logic Level, lin ("10")3		± 10 μA	
Clock Input Voltage (pin 3)		- ·	
high level, minimum		4.0V	
low level, maximum		0.8V	
Clock Input Current, high level, maximum		800 μΑ	
low level, maximum		– 500 μA	
Clock Pulse Width, minimum		500 nsec.	
WR (Write)	Start con	version pulse, 2	200 nsec.
(,		ulse width. Activ	
RD (Read)	Active low st	ate enables 3-s	tate output
Input Clamp Diode Voltage, maximum	ACTIVE TOW SE	- 1.5V	itate output
mput Claimp Diode Voltage, maximum		- 1.54	
DIGITAL OUTPUTS			
Parallel Output Data	8 parallel lir	nes of three-star	te, gateable
Outland On the Children		output data.	
Output Coding, Unipolar		Binary	
Bipolar		Offset Binary	
BUSY	Active low or	stout High whe	
		Low when con	
		Low when con progress.	
		Low when con progress. 2.4V	
Output Logic Level, Vout ("1"), minimum		Low when con progress.	
Output Logic Level, Vout ("1"), minimum		Low when con progress. 2.4V 0.4V 100 μA	
Output Logic Level, Vout ("1"), minimum		Low when con progress. 2.4V 0.4V	
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum		Low when con progress. 2.4V 0.4V 100 μA	
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum		Low when con progress. 2.4V 0.4V 100 μA 1.6 mA	
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution	complete.	Low when con progress. 2.4V 0.4V 100 μ A 1.6 mA 2 μ A	version in
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution	± 1 LSB	Low when con progress. 2.4V 0.4V 100 μA 1.6 mA 2 μA	± 1/4 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum	± 1 LSB	Low when conprogress. 2.4V 0.4V 100 1.6 mA 2 A 8 binary bits ± ½ LSB ± ½ LSB	± 1/4 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum Iout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time	± 1 LSB	Low when con progress. 2.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB 9 μsec.	± 1/4 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum Iout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Characterist Ioungus	± 1 LSB	Low when conprogress. 2.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB 9 μsec. 1 MHz	± 1/4 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Vout ("0"), maximum Iout ("0"), maximum Iout ("0"), maximum Voff-state output leakage current, maximum Differential Linearity Error, maximum Voff-state Linearity Error, maximum Voff-statenal Clock Frequency, maximum External Clock Frequency, maximum Sexternal Clock Frequency, maximum	±1 LSB ±1 LSB	Low when con progress. 2.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB 9 μsec.	± 1/4 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, M	±1 LSB ±1 LSB	Low when conprogress. 2.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB 9 μsec. 1 MHz	± 1/4 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Vout ("0"), maximum lout ("0"), maximum lout ("0"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, maximum Reference Slope Resistance, maximum	±1 LSB ±1 LSB	Low when con progress. 2.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB 9 μsec. 1 MHz 1 MHz	± 1/4 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Vout ("0"), maximum lout ("0"), maximum lout ("0"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, maximum Reference Slope Resistance, maximum	±1 LSB ±1 LSB	Eow when con progress. 2.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB 9 μsec. 1 MHz 1 MHz 2.570V 2 Ω	± 1/4 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, maximum Reference Slope Resistance, maximum Reference Voltage Tempoc	±1 LSB ±1 LSB	Low when con progress. 2.4V 0.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB 9 μsec. 1 MHz 2.570V 2 Ω 50 ppm/°C	± 1/4 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, maximum Reference Voltage Tempco Reference Current, maximum	±1 LSB ±1 LSB	Low when con progress. 2.4V 0.4V 0.04V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB 9 μsec. 1 MHz 1 MHz 2.570V 2 Ω 50 ppm/°C 15 mA	± 1/4 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Vout ("0"), maximum lout ("0"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, maximum Reference Slope Resistance, maximum Reference Voltage Tempco. Reference Current, maximum Maximum Reference Current, maximum Maximum Maximum Maximum Maximum Maximum Maximum Minimum Minimum Maximum Maximum Minimum Maximum Maximum Maximum Minimum Maximum Maximum Maximum Minimum Maximum Maximum Maximum Maximum Maximum Maximum Minimum Maximum Ma	±1 LSB ±1 LSB	Eow when con progress. 2.4V 0.4V 0.4V 100 μA 1.6 mA 2 μA 1.6 mA 4 mA 4 mA	± 1/4 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, maximum Reference Voltage Tempco. Reference Current, maximum Minimum Minimum Minimum Linearity Tempco.	±1 LSB ±1 LSB	Eow when con progress. 2.4V 0.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB ± ½ LSB ± ½ LSB 1 MHz 2.570V 2 Ω 50 ppm/°C 15 mA 4 mA ± 3.0 ppm/°C	± 1/4 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Vout ("0"), maximum lout ("0"), maximum lout ("0"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, maximum Reference Clope Resistance, maximum Reference Current, maximum Reference Current, maximum Linearity Tempco. Zero Tempco	±1 LSB ±1 LSB	Eow when con progress. 2.4V 0.4V 0.4V 100 μA 1.6 mA 2 μA 1.6 mA 4 mA 4 mA	± 1/4 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum Reference Output Voltage, maximum Reference Voltage Tempco Reference Current, maximum Reference Current, maximum Reference Current, maximum Minimum Linearity Tempco Zero Tempco Full-Scale Tempco	±1 LSB ±1 LSB	Eow when con progress. 2.4V 0.4V 100 μA 1.6 mA 2 μA 8 binary bits ± ½ LSB ± ½ LSB 9 μsec. 1 MHz 2.570V 2Ω 50 ppm/°C 15 mA 4 3.0 ppm/°C ±8.0 ppm/°C ±8.0 ppm/°C ±8.0 ppm/°C ±8.0 ppm/°C	± 1/4 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum (out ("0"), maximum ("0"), maximum (out ("0"), maximum (±1 LSB ±1 LSB 2.600V	Eow when con progress. 2.4V 0.4V 0.4V 100 μA 1.6 mA 2 μΔ 1.6 mA 2 μΔ 1.6 mA 2 μΔ 1.6 mA 4 mA 4 μΔ 1.6 mA 4 μΔ 1.6 mA 2.5 ppm/°C 1.5 mA 4 μΔ 1.6 ppm/°C 1.5 ppm/°C 1.6 progress 1.6	± 1/4 LSE ± 1/2 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum Output Logic Level, lout ("1"), maximum lout ("0"), maximum Off-state output leakage current, maximum PERFORMANCE Resolution Linearity Error, maximum Differential Linearity Error, maximum Conversion Time Internal Clock Frequency, maximum External Clock Frequency, maximum Reference Output Voltage, maximum Reference Slope Resistance, maximum Reference Current, maximum Inimimum Linearity Tempco Zero Tempco Full-Scale Tempco POWER REQUIREMENTS Supply Voltage Range	±1 LSB ±1 LSB 2.600V	Eow when con progress. 2.4V 0.4V 100 μA 1.6 mA 2 μA 1.6 mA 4 mA 4 mA 4 mA 4.3.0 ppm/°C ±8.0 ppm/°C ±2.5 ppm/°C 5V dc to +5.5\	± 1/4 LSE ± 1/2 LSE ± 1/2 LSE
Output Logic Level, Vout ("1"), minimum Vout ("0"), maximum (out ("0"), maximum ("0"), maximum (out ("0"), maximum (±1 LSB ±1 LSB 2.600V	Eow when con progress. 2.4V 0.4V 0.4V 100 μA 1.6 mA 2 μΔ 1.6 mA 2 μΔ 1.6 mA 2 μΔ 1.6 mA 4 mA 4 μΔ 1.6 mA 4 μΔ 1.6 mA 2.5 ppm/°C 1.5 mA 4 μΔ 1.6 ppm/°C 1.5 ppm/°C 1.6 progress 1.6	± 1/4 LSE ± 1/2 LSE ± 1/2 LSE

D	EL

THOORESENTINONINENTAL				
Operating Temp.				
Range				
ADC-847 A	0°C to +70°C			
ADC-847 B	0°C to +70°C			
ADC-847 M	-55°C to +125°C			
Storage Temp.				
Range	-55°C to +125°C			
Package Type,				
18-Pin DIP	Plastic Plastic Ceramic			

DUVCICAL /EMI/IDOMMENTAL

FOOTNOTES:

 Input voltage = +3V and Rext = 82 kΩ. Input voltage = 2.4V, supply voltage = 5.5V. For RD input, lin ("1") = -150 μA. 3. Input voltage = +0.4V, supply voltage = 5.5V. For \overline{RD} input, lin ("0") = $-300~\mu$ A. 4. Rref = 390Ω , Cref = $4.7~\mu$ F.

TECHNICAL NOTES

- 1. The internal clock generator requires an external capacitor (100 pf for 1 MHz) connected between Pin 3 and ground. The oscillator frequency may be trimmed with an external trim resistor (2 KΩ maximum) connected in series with the capacitor. For optimum accuracy and stability of the oscillator frequency without trimming, the use of a crystal or ceramic resonator connected between Pins 3 and 9 is recommended.
 - An external clock signal from a TTL or CMOS gate to Pin 3 may be used if the application requires.
- 2. A 390 Ω reference resistor (Rref) should be connected between Pins 8 and 10. This will supply a nominal reference current of 6.4 mA. Also, a 4.7 μF stabilizing/decoupling capacitor (Cref) should be connected between Pins 8 and 9. For internal reference operation, Vref OUT (Pin 8) is connected to Vref IN (Pin 7).
- 3. An external reference may be used if required. Voltage should be in the range of +1.5 to +3.0 volts and may be connected to Vref IN. The slope of such a reference source should be less than 2.5 Ω /n, where n is the number of converters supplied.
- 4. A continuous conversion can be accomplished by inverting the BUSY and feeding it to the convert (WR) input. To ensure reliable operation, an initial start pulse is required. This can be accomplished by using a NOR gate instead of an inverter and feeding it with a positive going pulse. The pulse can be derived from a simple R.C. network that gives a single pulse when power is applied.
- 5. For ratiometric operation, if the output from a transducer varies with its supply, then an external reference for the A/D should be derived from the same supply. The external reference can vary



from +1.5V to +3.0V. Operation with a reference voltage less than +1.5V is possible but reduced overdrive to the comparator will increase its delay and the conversion time will need to be increased.

- 6. The WR (start conversion pulse) can be completely asynchronous with respect to the clock, and will produce valid data between 7½ and 8½ clock pulses later depending on the timing of the clock and CONVERT signals.
- 7. Upon receiving a convert pulse, the A/D is reset. (The MSB is set to "1" all other bits are set to "0" and the BUSY output goes low.) The A/D will remain in this state until the convert pulse returns high. After the start conversion input goes high, the MSB decision will be made on the falling clock edge after a rising clock edge (See timing diagram). This will insure that the MSB is allowed to settle for at least half a clock period or 550 nanoseconds at maximum clock frequency.

The START CONVERSION (\overline{WR}) input is not locked out during a conversion. Therefore, if pulsed low at any time, the conversion will restart.

8. The ADC-847 can be operated with a single supply. However, a negative supply voltage is required to supply the tail current of the comparator. Since this current is only 25 to 150 μA and does not have to be well stabilized, it can be supplied by a simple diode pump circuit driven from the BUSY output. (See single supply operation.)

CALIBRATION PROCEDURE

For calibration procedure, unipolar and bipolar, apply continuous convert pulses to start conversion (WR) input long enough to allow a complete conversion and monitor the digital outputs.

CALIBRATION

UNIPOLAR

Zero Adjust Apply 0.5 LSB to the analog input and adjust the ZERO ADJUST pot until the LSB (Bit 8) just flickers between 0 and 1 with all other bits at 0.

Gain Adjust Apply FS - 1.5 LSB to the analog input and adjust the GAIN ADJUST pot until the LSB (Bit 8) output just flickers between 0 and 1 with all other bits at 1.

COMPONENT VALUES					
INPUT RANGE	TP₁	TP ₂	R ₁	R ₂	R₃
+ 5V	5k	1M	5.6k	8.2k	680k
+ 10V	10k	1M	11k	5.6k	680k


BIPOLAR

Offset Adjust Apply – (FS – 0.5 LSB) to the analog input and adjust the OFFSET ADJUST pot until the LSB (Bit 8) output just flickers between 0 and 1 with all other bits at 0.


Gain Adjust Apply + (FS - 1.5 LSB) to the analog input and adjust the GAIN ADJUST pot until the LSB (Bit 8) just flickers between 0 and 1 with all other bits at 1.

After gain adjust, repeat offset adjust procedure.

COMPONENT VALUES					
INPUT RANGE	TP₁	TP ₂	R₁	R ₂	R ₃
± 5V	5k	5k	13k	13k	7.5k
± 10V	10k	5k	27k	8.2k	8.2k



CONNECTION FOR UNIPOLAR OPERATION



CONNECTIONS FOR BIPOLAR OPERATION

CODING TABLES UNIPOLAR

DIGITAL OUTPUT	ANALOG INPUT
11111111	FS-1 LSB
11000000	0.75 FS
1000000	0.5 FS
01000000	0.25 FS
0000000	0

1 LSB =
$$\frac{FS}{256}$$

BIPOLAR

DIGITAL OUTPUT	ANALOG INPUT
11111111	+ (FS-1 LSB)
11000000	+ 0.5 FS
1000000	0
01000000	-0.5 FS
	0.50

1 LSB =
$$\frac{2 FS}{256}$$

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356


1-130


TIMING AND CONNECTION

LSB DECISION


TIMING DIAGRAM

TYPICAL CONNECTION






SINGLE SUPPLY OPERATION



TYPICAL CONNECTION TO MICROPROCESSOR DATABASE



The ADC-847 is primarily designed to interface directly to a microprocessor via three-state outputs. The device appears as a memory location or I/O peripheral to the microprocessor thus requiring a minimum of external interface logic.

ORDERING INFORMATION				
MODEL NO.	LINEARITY ERROR	OPERATING TEMP. RANGE		
ADC-847A ADC-847B	±1 LSB ±1/4 LSB	0°C to +70°C 0°C to +70°C		
ADC-847B ADC-847M	± 1/4 LSB	-55°C to +125°C		

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356