

To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS M37735MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37735MHLXXXHP is a single-chip microcomputer using the 7700 Family core. This single-chip microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the ROM, RAM, multiple-function timers, serial I/O, A-D converter, and so on.

Its strong points are the low power dissipation, the low supply voltage and the small package.

FEATURES

- Number of basic instructions 103
- Memory size ROM 124 Kbytes
- RAM 3968 bytes
- Instruction execution time
 - The fastest instruction at 12 MHz frequency 333 ns
- Single power supply 2.7–5.5 V
- Low power dissipation (At 3 V supply voltage, 12 MHz frequency)
 - 9 mW (Typ.)


- Interrupts 19 types, 7 levels
- Multiple-function 16-bit timer 5 + 3
- Serial I/O (UART or clock synchronous) 3
- 10-bit A-D converter 8-channel inputs
- 12-bit watchdog timer
- Programmable input/output
 - (ports P0, P1, P2, P3, P4, P5, P6, P7, P8) 68
- Clock generating circuit 2 circuits built-in
- Small package 80-pin plastic molded fine-pitch QFP
(80P6D-A; 0.5 mm lead pitch)

APPLICATION

Control devices for general commercial equipment such as office automation, office equipment, personal information equipment, and so on.

Control devices for general industrial equipment such as communication equipment, and so on.


PIN CONFIGURATION (TOP VIEW)



Outline 80P6D-A, 80P6Q-A

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.



PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37735MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

FUNCTIONS OF M37735MHLXXXHP

Parameter		Functions
Number of basic instructions		103
Instruction execution time		333 ns (the fastest instruction at external clock 12 MHz frequency)
Memory size	ROM	124 Kbytes
	RAM	3968 bytes
Input/Output ports	P0 – P2, P4 – P8	8-bit X 8
	P3	4-bit X 1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5
	TB0, TB1, TB2	16-bit X 3
Serial I/O		(UART or clock synchronous serial I/O) X 3
A-D converter		10-bit X 1 (8 channels)
Watchdog timer		12-bit X 1
Interrupts		3 external types, 16 internal types Each interrupt can be set to the priority level (0 – 7.)
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)
Supply voltage		2.7 – 5.5 V
Power dissipation		9 mW (at 3 V supply voltage, external clock 12 MHz frequency) 22.5 mW (at 5 V supply voltage, external clock 12 MHz frequency)
Input/Output characteristic	Input/Output voltage	5 V
	Output current	5 mA
Memory expansion		Maximum 1 Mbytes
Operating temperature range		-40 to 85 °C
Device structure		CMOS high-performance silicon gate process
Package		80-pin plastic molded fine-pitch QFP (80P6D-A;0.5 mm lead pitch)

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.
CNVss	CNVss input	Input	This pin controls the processor mode. Connect to Vss for the single-chip mode and the memory expansion mode, and to Vcc for the microprocessor mode.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and Xout. When an external clock is used, the clock source should be connected to the XIN pin, and the XOUT pin should be left open.
XOUT	Clock output	Output	
E	Enable output	Output	In the single-chip mode, this pin functions as the enable signal output pin which indicates the access status in the internal bus. In the memory expansion mode or the microprocessor mode, this pin functions as the RDE signal output pin.
BYTE	External data bus width selection input	Input	In the memory expansion mode or the microprocessor mode, this pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
AVcc, AVss	Analog power source input		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00 – P07	I/O port P0	I/O	In the single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset. In the memory expansion mode or the microprocessor mode, these pins output \overline{CS}_0 – \overline{CS}_4 , RSMP signals, and address (A16, A17).
P10 – P17	I/O port P1	I/O	In the single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in the memory expansion mode or the microprocessor mode and external data bus has a 16-bit width, high-order data (D8 – D15) is input/output or an address (A8 – A15) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A8 – A15) is output.
P20 – P27	I/O port P2	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, low-order data (D0 – D7) is input/output or an address (A0 – A7) is output.
P30 – P33	I/O port P3	I/O	In the single-chip mode, these pins have the same function as port P0. In the memory expansion mode or the microprocessor mode, WEL, WEH, ALE, and HLDA signals are output.
P40 – P47	I/O port P4	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, P40, P41, and P42 become HOLD and RDY input pins, and clock ϕ_1 output pin, respectively. Functions of the other pins are the same as in the single-chip mode. However, in the memory expansion mode, P42 also functions as an I/O port.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input (K10 – K13).
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timer A4, input pins for external interrupt input (\overline{INT}_0 – \overline{INT}_2) and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ_{SUB} output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (Xcout) and the input pin (Xcin) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the Xcout and Xcin pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for UART 0 and UART 1.

BASIC FUNCTION BLOCKS

The M37735MHLXXXHP has the same functions as the M37735MHBXXXFP except for the package and the reset circuit. Refer to the section on the M37735MHBXXXFP.

RESET CIRCUIT

The microcomputer is released from the reset state when the RESET pin is returned to "H" level after holding it at "L" level with the power source voltage at 2.7 – 5.5 V. Program execution starts at the address formed by setting address A23 – A16 to 0016, A15 – A8 to the contents of address FFFF16, and A7 – A0 to the contents of address FFFE16. Figure 1 shows an example of a reset circuit. When the stabilized clock is input from the external to the main-clock oscillation circuit, the reset input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. When a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.

The status of the internal registers during reset is the same as the M37735MHBXXXFP's.




Fig. 1 Example of a reset circuit

ADDRESSING MODES

The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.

MACHINE INSTRUCTION LIST

The M37735MHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.

DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M37735MHLXXXHP mask ROM order confirmation form
- (2) 80P6D, 80P6Q mark specification form
- (3) ROM data (EPROM 3 sets)

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to +7	V
AVcc	Analog power source voltage		-0.3 to +7	V
VI	Input voltage RESET, CNVss, BYTE		-0.3 to +12	V
VI	Input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, VREF, XIN		-0.3 to Vcc + 0.3	V
VO	Output voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XOUT, E		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Ta = 25 °C	200	mW
Topr	Operating temperature		-40 to +85	°C
Tstg	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 2.7 – 5.5 V, Ta = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
Vcc	Power source voltage f(XIN) : Operating	2.7		5.5	V
	f(XIN) : Stopped, f(XCIN) = 32.768 kHz	2.7		5.5	
AVcc	Analog power source voltage		Vcc		V
Vss	Power source voltage		0		V
AVss	Analog power source voltage		0		V
VIH	High-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0.8 Vcc		Vcc	V
VIH	High-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0.8 Vcc		Vcc	V
VIH	High-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0.5 Vcc		Vcc	V
VIL	Low-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0		0.2Vcc	V
VIL	Low-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0		0.2Vcc	V
VIL	Low-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0		0.16Vcc	V
IOH(peak)	High-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-10	mA
IOH(avg)	High-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-5	mA
IOL(peak)	Low-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87			10	mA
IOL(peak)	Low-level peak output current P44 – P47, P50 – P53			16	mA
IOL(avg)	Low-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87			5	mA
IOL(avg)	Low-level average output current P44 – P47, P50 – P53			12	mA
f(XIN)	Main-clock oscillation frequency (Note 4)			12	MHz
f(XCIN)	Sub-clock oscillation frequency	32.768	50	kHz	

Notes 1. Average output current is the average value of a 100 ms interval.

2. The sum of IOL(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IOH(peak) for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of IOL(peak) for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of IOH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.
3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".
4. The maximum value of f(XIN) = 6 MHz when the main clock division selection bit = "1".

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40$ to $+85^\circ\text{C}$, $f(X_{IN}) = 12\text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
V _{OH}	High-level output voltage P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₃ , P ₄₀ – P ₄₇ , P ₅₀ – P ₅₇ , P ₆₀ – P ₆₇ , P ₇₀ – P ₇₇ , P ₈₀ – P ₈₇	V _{CC} = 5 V, I _{OH} = -10 mA	3			V	
		V _{CC} = 3 V, I _{OH} = -1 mA	2.5				
V _{OH}	High-level output voltage P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₃	V _{CC} = 5 V, I _{OH} = -400 μA	4.7			V	
V _{OH}	High-level output voltage P ₃₀ – P ₃₂	V _{CC} = 5 V, I _{OH} = -10 mA	3.1			V	
		V _{CC} = 5 V, I _{OH} = -400 μA	4.8				
		V _{CC} = 3 V, I _{OH} = -1 mA	2.6				
V _{OH}	High-level output voltage \bar{E}	V _{CC} = 5 V, I _{OH} = -10 mA	3.4			V	
		V _{CC} = 5 V, I _{OH} = -400 μA	4.8				
		V _{CC} = 3 V, I _{OH} = -1 mA	2.6				
V _{OL}	Low-level output voltage P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₃ , P ₄₀ – P ₄₃ , P ₅₄ – P ₅₇ , P ₆₀ – P ₆₇ , P ₇₀ – P ₇₇ , P ₈₀ – P ₈₇	V _{CC} = 5 V, I _{OL} = 10 mA			2	V	
		V _{CC} = 3 V, I _{OL} = 1 mA			0.5		
V _{OL}	Low-level output voltage P ₄₄ – P ₄₇ , P ₅₀ – P ₅₃	V _{CC} = 5 V, I _{OL} = 16 mA			1.8	V	
		V _{CC} = 3 V, I _{OL} = 10 mA			1.5		
V _{OL}	Low-level output voltage P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₃	V _{CC} = 5 V, I _{OL} = 2 mA			0.45	V	
V _{OL}	Low-level output voltage P ₃₀ – P ₃₂	V _{CC} = 5 V, I _{OL} = 10 mA			1.9	V	
		V _{CC} = 5 V, I _{OL} = 2 mA			0.43		
		V _{CC} = 3 V, I _{OL} = 1 mA			0.4		
V _{OL}	Low-level output voltage \bar{E}	V _{CC} = 5 V, I _{OL} = 10 mA			1.6	V	
		V _{CC} = 5 V, I _{OL} = 2 mA			0.4		
		V _{CC} = 3 V, I _{OL} = 1 mA			0.4		
V _{T+} – V _{T-}	Hysteresis HOLD, RDY, TA ₀ IN – TA ₄ IN, TB ₀ IN – TB ₂ IN, $\overline{INT_0}$ – $\overline{INT_2}$, $\overline{AD_{TRG}}$, $\overline{CTS_0}$, $\overline{CTS_1}$, $\overline{CTS_2}$, CLK ₀ , CLK ₁ , CLK ₂ , $\overline{K1_0}$ – $\overline{K1_3}$	V _{CC} = 5 V	0.4		1	V	
		V _{CC} = 3 V	0.1		0.7		
V _{T+} – V _{T-}	Hysteresis \overline{RESET}	V _{CC} = 5 V	0.2		0.5	V	
		V _{CC} = 3 V	0.1		0.4		
V _{T+} – V _{T-}	Hysteresis X _{IN}	V _{CC} = 5 V	0.1		0.4	V	
		V _{CC} = 3 V	0.06		0.26		
V _{T+} – V _{T-}	Hysteresis X _{CIN} (When external clock is input)	V _{CC} = 5 V	0.1		0.4	V	
		V _{CC} = 3 V	0.06		0.26		
I _{IH}	High-level input current P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₀ – P ₃₃ , P ₄₀ – P ₄₇ , P ₅₀ – P ₅₇ , P ₆₀ – P ₆₇ , P ₇₀ – P ₇₇ , P ₈₀ – P ₈₇ , X _{IN} , \overline{RESET} , CNV _{ss} , BYTE	V _{CC} = 5 V, V _I = 5 V			5	μA	
		V _{CC} = 3 V, V _I = 3 V			4		
I _{IL}	Low-level input current P ₀₀ – P ₀₇ , P ₁₀ – P ₁₇ , P ₂₀ – P ₂₇ , P ₃₀ – P ₃₃ , P ₄₀ – P ₄₇ , P ₅₀ – P ₅₃ , P ₆₀ , P ₆₁ , P ₆₅ – P ₆₇ , P ₇₀ – P ₇₇ , P ₈₀ – P ₈₇ , X _{IN} , \overline{RESET} , CNV _{ss} , BYTE	V _{CC} = 5 V, V _I = 0 V			-5	μA	
		V _{CC} = 3 V, V _I = 0 V			-4		
I _{IL}	Low-level input current P ₅₄ – P ₅₇ , P ₆₂ – P ₆₄	V _I = 0 V, without a pull-up transistor	V _{CC} = 5 V		-5	μA	
		V _I = 0 V, with a pull-up transistor	V _{CC} = 3 V		-4		
		V _I = 0 V, with a pull-up transistor	V _{CC} = 5 V	-0.25	-0.5	-1.0	mA
		V _I = 0 V, with a pull-up transistor	V _{CC} = 3 V	-0.08	-0.18	-0.35	
V _{RAM}	RAM hold voltage	When clock is stopped.	2			V	

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5 V, V_{SS} = 0 V, T_A = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power source current	When single-chip mode, output pins are open, and other pins are V _{SS} .	V _{CC} = 5 V, f(X _{IN}) = 12 MHz (square waveform), (f(f ₂) = 6 MHz), f(X _{CIN}) = 32.768 kHz, in operating (Note 1)		4.5	9	mA
			V _{CC} = 3 V, f(X _{IN}) = 12 MHz (square waveform), (f(f ₂) = 6 MHz), f(X _{CIN}) = 32.768 kHz, in operating (Note 1)		3	6	mA
			V _{CC} = 3 V, f(X _{IN}) = 12 MHz (square waveform), (f(f ₂) = 0.75 MHz), f(X _{CIN}) : Stopped, in operating		0.4	0.8	mA
			V _{CC} = 3 V, f(X _{IN}) = 12 MHz (square waveform), f(X _{CIN}) = 32.768 kHz, when a WIT instruction is executed (Note 2)		6	12	μA
			V _{CC} = 3 V, f(X _{IN}) : Stopped, f(X _{CIN}) = 32.768 kHz, in operating (Note 3)		30	60	μA
			V _{CC} = 3 V, f(X _{IN}) : Stopped, f(X _{CIN}) = 32.768 kHz, when a WIT instruction is executed (Note 4)		3	6	μA
			T _A = 25 °C, when clock is stopped			1	μA
			T _A = 85 °C, when clock is stopped			20	μA

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".

2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".

3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.

4. This applies when the X_{COUT} drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS(V_{CC} = AV_{CC} = 5 V, V_{SS} = AV_{SS} = 0 V, T_A = -40 to +85 °C, f(X_{IN}) = 12 MHz, unless otherwise noted (Note))

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	V _{REF} = V _{CC}			10	Bits
—	Absolute accuracy	V _{REF} = V _{CC}			± 3	LSB
R _{LADDER}	Ladder resistance	V _{REF} = V _{CC}	10		25	kΩ
t _{CONV}	Conversion time		19.6			μs
V _{REF}	Reference voltage		2.7		V _{CC}	V
V _{IA}	Analog input voltage		0		V _{REF}	V

Note. This applies when the main clock division selection bit = "0" and f(f₂) = 6 MHz.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

TIMING REQUIREMENTS ($V_{CC} = 2.7 - 5.5$ V, $V_{SS} = 0$ V, $T_a = -40$ to $+85$ °C, $f(X_{IN}) = 12$ MHz, unless otherwise noted (Note 1))

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t_c	External clock input cycle time (Note 1)	83		ns
$t_{w(H)}$	External clock input high-level pulse width (Note 2)	33		ns
$t_{w(L)}$	External clock input low-level pulse width (Note 2)	33		ns
t_r	External clock rise time		15	ns
t_f	External clock fall time		15	ns

Notes 1. When the main clock division selection bit = "1", the minimum value of $t_c = 166$ ns.

2. When the main clock division selection bit = "1", values of $t_{w(H)} / t_c$ and $t_{w(L)} / t_c$ must be set to values from 0.45 through 0.55.

Single-chip mode

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su(P0D-E)}$	Port P0 input setup time	200		ns
$t_{su(P1D-E)}$	Port P1 input setup time	200		ns
$t_{su(P2D-E)}$	Port P2 input setup time	200		ns
$t_{su(P3D-E)}$	Port P3 input setup time	200		ns
$t_{su(P4D-E)}$	Port P4 input setup time	200		ns
$t_{su(P5D-E)}$	Port P5 input setup time	200		ns
$t_{su(P6D-E)}$	Port P6 input setup time	200		ns
$t_{su(P7D-E)}$	Port P7 input setup time	200		ns
$t_{su(P8D-E)}$	Port P8 input setup time	200		ns
$t_h(E-P0D)$	Port P0 input hold time	0		ns
$t_h(E-P1D)$	Port P1 input hold time	0		ns
$t_h(E-P2D)$	Port P2 input hold time	0		ns
$t_h(E-P3D)$	Port P3 input hold time	0		ns
$t_h(E-P4D)$	Port P4 input hold time	0		ns
$t_h(E-P5D)$	Port P5 input hold time	0		ns
$t_h(E-P6D)$	Port P6 input hold time	0		ns
$t_h(E-P7D)$	Port P7 input hold time	0		ns
$t_h(E-P8D)$	Port P8 input hold time	0		ns

Memory expansion mode and microprocessor mode

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su(D-RDE)}$	Data input setup time	50		ns
$t_{su(RDY-\phi 1)}$	RDY input setup time	80		ns
$t_{su(HOLD-\phi 1)}$	HOLD input setup time	80		ns
$t_h(RDE-D)$	Data input hold time	0		ns
$t_h(\phi 1-RDY)$	RDY input hold time	0		ns
$t_h(\phi 1-HOLD)$	HOLD input hold time	0		ns

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Timer A input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	250		ns
tw(TAH)	TAiIN input high-level pulse width	125		ns
tw(TAL)	TAiIN input low-level pulse width	125		ns

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time (Note)	666		ns
tw(TAH)	TAiIN input high-level pulse width (Note)	333		ns
tw(TAL)	TAiIN input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time (Note)	666		ns
tw(TAH)	TAiIN input high-level pulse width	166		ns
tw(TAL)	TAiIN input low-level pulse width	166		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tw(TAH)	TAiIN input high-level pulse width	166		ns
tw(TAL)	TAiIN input low-level pulse width	166		ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(UP)	TAiOUT input cycle time	3333		ns
tw(UPH)	TAiOUT input high-level pulse width	1666		ns
tw(UPL)	TAiOUT input low-level pulse width	1666		ns
tsu(UP-TIN)	TAiOUT input setup time	666		ns
th(TIN-UP)	TAiOUT input hold time	666		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAjIN input cycle time	2000		ns
tsu(TAjIN-TAjOUT)	TAjIN input setup time	500		ns
tsu(TAjOUT-TAjIN)	TAjOUT input setup time	500		ns

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Timer B input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time (one edge count)	250		ns
tw(TBH)	TBiN input high-level pulse width (one edge count)	125		ns
tw(TBL)	TBiN input low-level pulse width (one edge count)	125		ns
tc(TB)	TBiN input cycle time (both edges count)	500		ns
tw(TBH)	TBiN input high-level pulse width (both edges count)	250		ns
tw(TBL)	TBiN input low-level pulse width (both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time (Note)	666		ns
tw(TBH)	TBiN input high-level pulse width (Note)	333		ns
tw(TBL)	TBiN input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiN input cycle time (Note)	666		ns
tw(TBH)	TBiN input high-level pulse width (Note)	333		ns
tw(TBL)	TBiN input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS".

A-D trigger input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1333		ns
tw(ADL)	ADTRG input low-level pulse width	166		ns

Serial I/O

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(CK)	CLKi input cycle time	333		ns
tw(CKH)	CLKi input high-level pulse width	166		ns
tw(CKL)	CLKi input low-level pulse width	166		ns
td(C-Q)	TxDi output delay time		100	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	65		ns
th(C-D)	RxDi input hold time	75		ns

External interrupt INTi input, key input interrupt Kli input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns
tw(KIL)	Kli input low-level pulse width	250		ns

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37735MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	8×10^9 2 · f(f ₂)		ns
tw(TAH)	TAiIN input high-level pulse width	4×10^9 2 · f(f ₂)		ns
tw(TAL)	TAiIN input low-level pulse width	4×10^9 2 · f(f ₂)		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAiIN input cycle time	8×10^9 2 · f(f ₂)		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiIN input cycle time	8×10^9 2 · f(f ₂)		ns
tw(TBH)	TBiIN input high-level pulse width	4×10^9 2 · f(f ₂)		ns
tw(TBL)	TBiIN input low-level pulse width	4×10^9 2 · f(f ₂)		ns

Note. f(f₂) represents the clock f₂ frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

SWITCHING CHARACTERISTICS(V_{CC} = 2.7 – 5.5 V, V_{SS} = 0 V, T_A = –40 to +85°C, f(X_{IN}) = 12 MHz, unless otherwise noted (Note))**Single-chip mode**

Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Max.	
td(E-P0Q)	Port P0 data output delay time	Fig. 2		300	ns
td(E-P1Q)	Port P1 data output delay time			300	ns
td(E-P2Q)	Port P2 data output delay time			300	ns
td(E-P3Q)	Port P3 data output delay time			300	ns
td(E-P4Q)	Port P4 data output delay time			300	ns
td(E-P5Q)	Port P5 data output delay time			300	ns
td(E-P6Q)	Port P6 data output delay time			300	ns
td(E-P7Q)	Port P7 data output delay time			300	ns
td(E-P8Q)	Port P8 data output delay time			300	ns

Note. This applies when the main clock division selection bit = "0" and f(f₂) = 6 MHz.




Fig. 2 Measuring circuit for ports P0 – P8 and φ 1

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Memory expansion mode and microprocessor mode

(Vcc = 2.7 – 5.5 V, Vss = 0 V, Ta = –40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note 1))

Symbol	Parameter	(Note 2) Wait mode	Test conditions	Limits		Unit
				Min.	Max.	
td(CS–WE) td(CS–RDE)	Chip-select output delay time	No wait		20		ns
		Wait 1		182		ns
		Wait 0		4		ns
th(WE–CS) th(RDE–CS)	Chip-select hold time			20		ns
				182		ns
td(An–WE) td(An–RDE)	Address output delay time	No wait		20		ns
		Wait 1		162		ns
		Wait 0		40		ns
td(A–WE) td(A–RDE)	Address output delay time	No wait		40		ns
		Wait 1		123		ns
		Wait 0		10		ns
th(WE–An) th(RDE–An)	Address hold time	No wait		93		ns
		Wait 1		9		ns
tw(ALE)	ALE pulse width	No wait		40		ns
		Wait 1		40		ns
		Wait 0		131		ns
tsu(A–ALE)	Address output setup time	No wait		298		ns
		Wait 1		4		ns
		Wait 0		40	90	ns
th(ALE–A)	Address hold time	No wait		40		ns
		Wait 1		128		ns
td(ALE–WE) td(ALE–RDE)	ALE output delay time	No wait		295		ns
		Wait 1		25		ns
		Wait 0		0		ns
td(WE–DQ)	Data output delay time	No wait		0	30	ns
		Wait 1		10		ns
th(WE–DQ)	Data hold time	No wait		53		ns
		Wait 1		131		ns
tw(WE)	WEL/WEH pulse width	No wait		298		ns
		Wait 1		128		ns
		Wait 0		25		ns
tpxz(RDE–DZ)	Floating start delay time			295		ns
				0		ns
tpzx(RDE–DZ)	Floating release delay time			0	30	ns
				10		ns
tw(RDE)	RDE pulse width	No wait		53		ns
		Wait 1		128		ns
		Wait 0		25		ns
td(RSMP–WE) td(RSMP–RDE)	RSMP output delay time			295		ns
				0		ns
th(φ 1–RSMP)	RSMP hold time			0		ns
				120		ns
td(WE–φ 1) td(RDE–φ 1)	φ 1 output delay time			0		ns
				120		ns
td(φ 1–HLDA)	HLDA output delay time			0		ns
				120		ns

Fig. 2

Notes 1. This applies when the main clock division selection bit = "0" and f(f2) = 6 MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Bus timing data formulas ($V_{CC} = 2.7 - 5.5V$, $V_{SS} = 0 V$, $T_a = -40$ to $+85^{\circ}C$, $f(X_{IN}) = 12 \text{ MHz}$ (Max.), unless otherwise noted (Note1))

Symbol	Parameter	Wait mode	Limits		Unit
			Min.	Max.	
td(CS-WE) td(CS-RDE)	Chip-select output delay time	No wait	1×10^9		ns
		Wait 1	$\frac{2 \cdot f(f_2)}{2 \cdot f(f_2)} - 63$		
		Wait 0	3×10^9	$2 \cdot f(f_2) - 68$	
th(WE-CS) th(RDE-CS)	Chip-select hold time		4		ns
td(An-WE) td(An-RDE)	Address output delay time	No wait	1×10^9		ns
		Wait 1	$\frac{2 \cdot f(f_2)}{2 \cdot f(f_2)} - 63$		
		Wait 0	3×10^9	$2 \cdot f(f_2) - 68$	
td(A-WE) td(A-RDE)	Address output delay time	No wait	1×10^9		ns
		Wait 1	$\frac{2 \cdot f(f_2)}{2 \cdot f(f_2)} - 63$		
		Wait 0	3×10^9	$2 \cdot f(f_2) - 88$	
th(WE-An) th(RDE-An)	Address hold time		1×10^9	$2 \cdot f(f_2) - 43$	ns
tw(ALE)	ALE pulse width	No wait	1×10^9		ns
		Wait 1	$\frac{2 \cdot f(f_2)}{2 \cdot f(f_2)} - 43$		
		Wait 0	2×10^9	$2 \cdot f(f_2) - 43$	
tsu(A-ALE)	Address output setup time	No wait	1×10^9		ns
		Wait 1	$\frac{2 \cdot f(f_2)}{2 \cdot f(f_2)} - 73$		
		Wait 0	2×10^9	$2 \cdot f(f_2) - 73$	
th(ALE-A)	Address hold time	No wait	9		ns
		Wait 1			
		Wait 0	1×10^9	$2 \cdot f(f_2) - 43$	
td(ALE-WE) td(ALE-RDE)	ALE output delay time	No wait	4		ns
		Wait 1			
		Wait 0	1×10^9	$2 \cdot f(f_2) - 43$	
td(WE-DQ)	Data output delay time			90	ns
th(WE-DQ)	Data hold time		1×10^9	$2 \cdot f(f_2) - 43$	ns
tw(WE)	WEL/WEH pulse width	No wait	2×10^9	$2 \cdot f(f_2) - 35$	ns
		Wait 1	4×10^9	$2 \cdot f(f_2) - 35$	
		Wait 0			
tpxz(RDE-DZ)	Floating start delay time			10	ns
tpzx(RDE-DZ)	Floating release delay time		1×10^9	$2 \cdot f(f_2) - 30$	ns
tw(RDE)	RDE pulse width	No wait	2×10^9	$2 \cdot f(f_2) - 38$	ns
		Wait 1	4×10^9	$2 \cdot f(f_2) - 38$	
		Wait 0			
td(RSMP-WE) td(RSMP-RDE)	RSMP output delay time		1×10^9	$2 \cdot f(f_2) - 58$	ns
th(φ1-RSMP)	RSMP hold time		0		ns
td(WE-φ1) td(RDE-φ1)	φ1 output delay time		0	30	ns


Notes 1. This applies when the main clock division selection bit = "0".

2. $f(f_2)$ represents the clock f_2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXFP".


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

TIMING DIAGRAM
Single-chip mode



PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.



PRELIMINARY


Notice: This is not a final specification.
Some parametric limits are subject to change.




PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.


Memory expansion and microprocessor mode
(When wait bit = "1")



(When wait bit = "0")



(When wait bit = "1" or "0" in common)




Test conditions

- $V_{CC} = 2.7 - 5.5$ V
- Input timing voltage : $V_{IL} = 0.2V_{CC}$, $V_{IH} = 0.8V_{CC}$
- Output timing voltage : $V_{OL} = 0.8$ V, $V_{OH} = 2.0$ V

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Memory expansion and microprocessor mode
(No wait : When wait bit = "1")




Test condition

- $V_{cc} = 2.7 - 5.5 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$
- Data input DMIN : $V_{IL} = 0.16 \text{ V}_{cc}$, $V_{IH} = 0.5 \text{ V}_{cc}$

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Memory expansion and microprocessor mode
(Wait 1 : The external area is accessed when wait bit = "0" and wait selection bit = "1".)




Test condition

- $V_{CC} = 2.7 - 5.5$ V
- Output timing voltage : $V_{OL} = 0.8$ V, $V_{OH} = 2.0$ V
- Data input D_{MIN} : $V_{IL} = 0.16$ Vcc, $V_{IH} = 0.5$ Vcc

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Memory expansion and microprocessor mode
(Wait 0 : The external memory are accessed when wait bit = "0" and wait selection bit = "0".)



Test conditions

- V_{CC} = 2.7 – 5.5 V
- Output timing voltage : V_{OL} = 0.8 V, V_{OH} = 2.0 V
- Data input DMIN : V_{IL} = 0.16 V_{CC}, V_{IH} = 0.5 V_{CC}

PRELIMINARY


Notice: This is not a final specification.
Some parametric limits are subject to change.

PACKAGE OUTLINE


80P6D-A

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP80-P-1212-0.50	-	0.44	Alloy 42

Scale : 2.5/1




Plastic 80pin 12x12mm body LQFP



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.7
A ₁	0	0.1	0.2
A ₂	—	1.4	—
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	11.9	12.0	12.1
E	11.9	12.0	12.1
[e]	—	0.5	—
H _D	13.8	14.0	14.2
H _E	13.8	14.0	14.2
L	0.3	0.5	0.7
L ₁	—	1.0	—
y	—	—	0.1
θ	0°	—	10°
b ₂	—	0.225	—
I ₂	1.0	—	—
M _D	—	12.4	—
M _E	—	12.4	—



PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37735MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

GZZ-SH00-43B<68A0>

7700 FAMILY MASK ROM ORDER CONFIRMATION FORM
SINGLE-CHIP 16-BIT MICROCOMPUTER
M37735MHLXXXHP
MITSUBISHI ELECTRIC

Mask ROM number	
Receipt	Date:
	Section head signature

Note : Please fill in all items marked ※

※ Customer	Company name	TEL ()	Issuance signatures	Responsible officer	Supervisor
	Date issued	Date:			

※1. Confirmation

Specify the name of the product being ordered.

Three sets of EPROMs are required for each pattern (Check @ in the appropriate box).

If at least two of the three sets of EPROMs submitted contain the identical data, we will produce masks based on this data.

We shall assume the responsibility for errors only if the mask ROM data on the products we produce differ from this data.


Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas

--	--	--

(hexadecimal notation)

EPROM Type :



- (1) Set "FF₁₆" in the shaded area.
 - (2) Address 0₁₆ to 10₁₆ are the area for storing the data on model designation and options. This area must be written with the data shown below.
- Details for option data are given next in the section describing the STP instruction option.
- Address and data are written in hexadecimal notation.

Address	Address	Address
4D	0	4C
33	1	FF
37	2	FF
37	3	FF
33	4	FF
35	5	FF
4D	6	FF
48	7	FF

Option data 10

※2. STP instruction option

One of the following sets of data should be written to the option data address (10₁₆) of the EPROM you have ordered.

Check @ in the appropriate box.

- STP instruction enable Address 10₁₆
 STP instruction disable Address 10₁₆

※3. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate

80P6D Mark Specification Form (for M37735MHLXXXHP) and attach to the Mask ROM Order Confirmation Form.

※4. Comments

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M3773MHLXXXHP


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

**80P6S (80-PIN QFP) MARK SPECIFICATION FORM
80P6D (80-PIN Fine-pitch QFP)**


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).


A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi IC Catalog Name



C. Special Mark Required



Notes1 : If special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated technically as close as possible. Mitsubishi product number (6-digit, or 7-digit) and Mask ROM number (3-digit) are always marked for sorting the products.

2 : If special character fonts (e.g., customer's trade mark logo) must be used in Special Mark, check the box below.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special character fonts required

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS

M37735MHLXXXHP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

EOL announced

Renesas Technology Corp.

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeated use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST		M37735MHLXXXHP Datasheet	
Rev. No.	Revision Description		Rev. date
1.00	First Edition		970414
1.01	The following are added: • MASK ROM ORDER CONFIRMATION FORM • MARK SPECIFICATION FORM		980421
2.00	The following are revised:		980731
	Page	Previous Version	Revised Version
P1	PIN CON-FIGURATION (TOP VIEW)	Outline 80P6D-A	Outline 80P6D-A, 80P6Q-A
P5 Right column Line 2	The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the <u>MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS</u> for the details of each addressing mode. MACHINE INSTRUCTION LIST The M37735MHLXXXHP has 103 machine instructions. Refer to the <u>MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS</u> for details.	The M37735MHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details. MACHINE INSTRUCTION LIST The M37735MHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.	
Line 10	(2) 80P6D mark specification form	(2) 80P6D, 80P6Q mark specification form	
P9 Memory expansion mode and microprocessor mode	Previous Version		
	Symbol	Parameter	Limits
	tsu(D-RDE)	Data input setup time	Min. 80 Max. ns
	Revised Version		
	Symbol	Parameter	Limits
	tsu(D-RDE)	Data input setup time	Min. 50 Max. ns