# RENESAS

# HD74HC323

## 8-bit Universal Shift/Storage Register (with 3-state Outputs)

REJ03D0610-0200 (Previous ADE-205-489) Rev.2.00 Jan 31, 2006

### Description

This eight-bit universal register features multiplexed I/O ports to achieve full eight bit data handling in a single 20-pin package. HD74HC323 applications are as stacked or push-down registers, buffer storage, and accumulator registers.

Two function-select inputs and two output control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines  $S_0$  and  $S_1$  high. This places the threestate outputs in a high-impedance state, which permits data that is applied on the I/O ports to be clocked into the register. Reading out of this register can be accomplished while the outputs are enabled in any mode. The clear function is synchronous, and a low level at the clear input clears the register on the next low-to-high transition of the clock.

### Features

- High Speed Operation:  $t_{pd}$  (Clock to Q) = 20 ns typ ( $C_L$  = 50 pF)
- High Output Current: Fanout of 15 LSTTL Loads
- Wide Operating Voltage:  $V_{CC} = 2 \text{ to } 6 \text{ V}$
- Low Input Current: 1 µA max
- Low Quiescent Supply Current:  $I_{CC}$  (static) = 4  $\mu$ A max (Ta = 25°C)
- Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74HC323RPEL	SOP-20 pin (JEDEC)	PRSP0020DC-A (FP-20DBV)	RP	EL (1,000 pcs/reel)


### **Function Table**

				Inp	uts													
Mode	Clear	Fund Sel	ction ect	Out Cor	put trol	Clock	Se	rial	Inputs/Outputs								Outputs	
		S <sub>1</sub>	So	<u>G</u> ₁†	<u></u> G₂†		S∟	S <sub>R</sub>	A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>c</sub>	D/Q <sub>D</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	$G/Q_G$	H/Q <sub>H</sub>	Q <sub>A</sub> '	Q <sub>H</sub> '
Clear	L	Х	L	L	L		Х	Х	L	L	L	L	L	L	L	L	L	L
	L	L	Х	L	L		Х	Х	L	L	L	L	L	L	L	L	L	L
Hold	Н	L	L	L	L	Х	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$Q_{E0}$	$Q_{F0}$	$Q_{G0}$	$Q_{H0}$	$Q_{A0}$	Q <sub>H0</sub>
	Н	Х	Х	L	L	L	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$	$Q_{E0}$	$Q_{F0}$	$Q_{G0}$	$Q_{H0}$	$Q_{A0}$	Q <sub>H0</sub>
Shift	Н	L	Н	L	L		Х	Н	Н	$\mathbf{Q}_{\mathrm{An}}$	$Q_{Bn}$	Q <sub>Cn</sub>	$Q_{Dn}$	$Q_{En}$	$Q_{Fn}$	$Q_{Gn}$	Н	$Q_{Gn}$
Right	Н	L	Н	L	L		Х	L	L	$\mathbf{Q}_{\mathrm{An}}$	$Q_{Bn}$	Q <sub>Cn</sub>	$Q_{Dn}$	$Q_{En}$	$Q_{Fn}$	$Q_{Gn}$	L	$Q_{Gn}$
Shift	Н	Н	L	L	L		Н	Х	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	$Q_{En}$	$Q_{Fn}$	$Q_{Gn}$	$Q_{Hn}$	Н	$Q_{Bn}$	Н
Left	Н	Н	L	L	L		L	Х	$Q_{Bn}$	Q <sub>Cn</sub>	$Q_{Dn}$	$Q_{En}$	$Q_{Fn}$	$Q_{Gn}$	Q <sub>Hn</sub>	L	$Q_{Bn}$	L
Load	Н	Н	Н	Х	Х		Х	Х	а	b	С	d	е	f	g	h	а	h


a ... h = the level of the steady-state input at A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.



### **Pin Arrangement**



### Logic Diagram





### **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit
Supply voltage range	V <sub>CC</sub>	-0.5 to 7.0	V
Input / Output voltage	V <sub>IN</sub> , V <sub>OUT</sub>	–0.5 to V <sub>CC</sub> +0.5	V
Input / Output diode current	I <sub>IK</sub> , I <sub>OK</sub>	±20	mA
Output current	I <sub>OUT</sub>	±35	mA
V <sub>CC</sub> , GND current	I <sub>CC</sub> or I <sub>GND</sub>	±75	mA
Power dissipation	PT	500	mW
Storage temperature	Tstg	-65 to +150	°C

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

### **Recommended Operating Conditions**

ltem	Symbol	Ratings	Unit	Conditions
Supply voltage	V <sub>cc</sub>	2 to 6	V	
Input / Output voltage	$V_{\text{IN}}, V_{\text{OUT}}$	0 to V <sub>CC</sub>	V	
Operating temperature	Та	-40 to 85	°C	
		0 to 1000		V <sub>CC</sub> = 2.0 V
Input rise / fall time <sup>*1</sup>	t <sub>r</sub> , t <sub>f</sub>	0 to 500	ns	V <sub>CC</sub> = 4.5 V
		0 to 400		$V_{CC} = 6.0 V$

Note: 1. This item guarantees maximum limit when one input switches.

### **Electrical Characteristics**

Itom	Symbol	V 00	Ta = 25°C			Ta = -40	to+85°C	11014	To al O an dition o		
ltem	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Min	Max	Unit	Test Conditions		
Input voltage	VIH	2.0	1.5		—	1.5		V			
		4.5	3.15		—	3.15					
		6.0	4.2		—	4.2					
	V <sub>IL</sub>	2.0			0.5	—	0.5	V			
		4.5			1.35	—	1.35				
		6.0			1.8	—	1.8				
Output voltage	V <sub>OH</sub>	2.0	1.9	2.0	—	1.9		V	$Vin = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -20 μA	
		4.5	4.4	4.5	—	4.4					
		6.0	5.9	6.0	—	5.9					
		4.5	4.18	_	—	4.13			Q <sub>A</sub> to Q <sub>H</sub>	I <sub>OH</sub> = -6 mА	
		6.0	5.68	_	—	5.63				I <sub>OH</sub> = -7.8 mA	
		4.5	4.18	_	_	4.13			Q <sub>A</sub> ', Q <sub>H</sub> '	$I_{OH} = -4 \text{ mA}$	
		6.0	5.68	_	—	5.63				$I_{OH} = -5.2 \text{ mA}$	
	V <sub>OL</sub>	2.0	_	0.0	0.1	—	0.1	V	$Vin = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 20 μA	
		4.5	_	0.0	0.1	—	0.1				
		6.0	_	0.0	0.1	—	0.1				
		4.5	_	_	0.26	—	0.33		Q <sub>A</sub> to Q <sub>H</sub>	$I_{OL} = 6 \text{ mA}$	
		6.0	_	_	0.26	—	0.33			I <sub>OL</sub> = 7.8 mA	
		4.5	_	_	0.26	—	0.33		Q <sub>A</sub> ', Q <sub>H</sub> '	$I_{OL} = 4 \text{ mA}$	
		6.0	_	_	0.26	—	0.33			I <sub>OL</sub> = 5.2 mA	
Off-state output current	l <sub>oz</sub>	6.0			±0.5	—	±5.0	μA	$Vin = V_{IH} \text{ or } V_{IL},$ $Vout = V_{CC} \text{ or } G$	ND	
Input current	lin	6.0	—		±0.1	_	±1.0	μA	Vin = V <sub>CC</sub> or GND		
Quiescent supply current	lcc	6.0		_	4.0	—	40	μA	$Vin = V_{CC} \text{ or } GN$	ID, lout = 0 μA	




### **Switching Characteristics**

 $(C_L = 50 \text{ pF}, \text{ Input } t_r = t_f = 6 \text{ ns})$ 


ltam	Symbol	v 00	Т	a = 25°	С	Ta = -40	to +85°C	Unit	Test Conditions	
Item	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Min	Max	Unit	Test Conditions	
Maximum clock	f <sub>max</sub>	2.0	_	_	5	—	4	MHz		
frequency		4.5	_	—	27	_	21			
		6.0	_	_	31	_	24			
Propagation delay	t <sub>PLH</sub>	2.0	_	_	150	_	190	ns	Clock to Q <sub>A</sub> ' or Q <sub>H</sub> '	
time	t <sub>PHL</sub>	4.5	_	18	30	_	38			
		6.0	_	_	26	_	33			
		2.0	_	_	175	_	220	ns	Clock to Q	
		4.5	_	20	35	_	44			
		6.0	_	_	30	_	37			
Output enable time	t <sub>ZH</sub>	2.0	_	—	150	—	190	ns		
	t <sub>ZL</sub>	4.5	_	14	30	—	38			
		6.0	_	—	26	—	33			
Output disable	t <sub>HZ</sub>	2.0	_	—	150	—	190	ns		
time	t <sub>LZ</sub>	4.5	_	15	30	—	38			
		6.0		—	26	_	33			
Output rise/fall	t <sub>тLH</sub>	2.0		—	75	_	95	ns	Q <sub>A</sub> ', Q <sub>H</sub> '	
time	$t_{THL}$	4.5		5	15	_	19			
		6.0		—	13	_	16			
		2.0		—	60		75	ns	Q	
		4.5		4	12	—	15			
		6.0	_	—	10		13			
Input capacitance	Cin	—	_	5	10	_	10	pF		

## **Test Circuit**





### **Package Dimensions**





### Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

- Nonne page (http://www.renessas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or ther loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

### http://www.renesas.com