



Power MOSFET

PRODUCT SUMMARY	
V _{DS} (V)	600
R _{DS(on)} (Ω)	V _{GS} = 10 V 1.2
Q _g (Max.) (nC)	42
Q _{gs} (nC)	10
Q _{gd} (nC)	20
Configuration	Single

D²PAK (TO-263)


N-Channel MOSFET

FEATURES

- Low Gate Charge Q_g results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective C_{oss} Specified
- Lead (Pb)-free Available


RoHS*
COMPLIANT

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

- Single Transistor Forward

ORDERING INFORMATION

Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)
Lead (Pb)-free	IRFBC40ASPBf	IRFBC40ASTRLPbFa	IRFBC40ASTRRPbFa
	SiHFBC40AS-E3	SiHFBC40ASTL-E3a	SiHFBC40ASTR-E3a
SnPb	IRFBC40AS	IRFBC40ASTRLa	IRFBC40ASTRRa
	SiHFBC40AS	SiHFBC40ASTL ^a	SiHFBC40ASTRa

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T_C = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V _{DS}	600	V
Gate-Source Voltage	V _{GS}	± 30	
Continuous Drain Current ^e	V _{GS} at 10 V	T _C = 25 °C	I _D
		T _C = 100 °C	3.9
Pulsed Drain Current ^{a, e}	I _{DM}	25	A
Linear Derating Factor		1.0	W/°C
Single Pulse Avalanche Energy ^b	E _{AS}	570	mJ
Repetitive Avalanche Current ^a	I _{AR}	6.2	A
Repetitive Avalanche Energy ^a	E _{AR}	13	mJ
Maximum Power Dissipation	P _D	125	W
Peak Diode Recovery dV/dt ^{c, e}	dV/dt	6.0	V/ns
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 150	
Soldering Recommendations (Peak Temperature)	for 10 s	300 ^d	°C

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- Starting T_J = 25 °C, L = 29.6 mH, R_G = 25 Ω, I_{AS} = 6.2 A (see fig. 12).
- I_{SD} ≤ 6.2 A, dI/dt ≤ 88 A/μs, V_{DD} ≤ V_{DS}, T_J ≤ 150 °C.
- 1.6 mm from case.
- Uses IRFBC40A/SiHFBC40A data and test conditions.

* Pb containing terminations are not RoHS compliant, exemptions may apply

THERMAL RESISTANCE RATINGS





PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	40	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0	

SPECIFICATIONS T_J = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	600	-	-	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = 1 mA ^d	-	0.66	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 30 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 600 V, V _{GS} = 0 V	-	-	25	μA
		V _{DS} = 480 V, V _{GS} = 0 V, T _J = 125 °C	-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 3.7 A ^b	-	-	Ω
Forward Transconductance	g _f	V _{DS} = 50 V, I _D = 3.7 A	-	3.4	-	S
Dynamic						
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5	-	1036	-	pF
Output Capacitance	C _{oss}		-	136	-	
Reverse Transfer Capacitance	C _{rss}		-	7.0	-	
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V, f = 1.0 MHz	-	1487	-
			V _{DS} = 480 V, f = 1.0 MHz	-	36	-
			V _{DS} = 0 V to 480 V ^c	-	48	-
Total Gate Charge	Q _g	V _{GS} = 10 V	I _D = 6.2 A, V _{DS} = 480 V, see fig. 6 and 13 ^b	-	-	42
Gate-Source Charge	Q _{gs}			-	-	10
Gate-Drain Charge	Q _{gd}			-	-	20
Turn-On Delay Time	t _{d(on)}	V _{DD} = 300 V, I _D = 6.2 A, R _G = 9.1 Ω, R _D = 47 Ω, see fig. 10 ^b	-	13	-	ns
Rise Time	t _r		-	23	-	
Turn-Off Delay Time	t _{d(off)}		-	31	-	
Fall Time	t _f		-	18	-	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode	-	-	6.2	A
Pulsed Diode Forward Current ^a	I _{SM}		-	-	25	
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 6.2 A, V _{GS} = 0 V ^b	-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 6.2 A, dI/dt = 100 A/μs ^b	-	431	647	ns
Body Diode Reverse Recovery Charge	Q _{rr}		-	1.8	2.8	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)				

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.
- c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80 % V_{DS}.
- d. Uses IRHFBC40A/SiHFBC40A data and test conditions.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Fig. 1 - Typical Output Characteristics

Fig. 3 - Typical Transfer Characteristics

Fig. 2 - Typical Output Characteristics

Fig. 4 - Normalized On-Resistance vs. Temperature

IRFBC40AS, SiHFBC40AS



Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

IRFBC40AS, SiHFBC40AS

Vishay Siliconix




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?91113>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.