


Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	60				
R _{DS(on)} (Ω)	$V_{GS} = 5.0 V$	0.050			
Q _g (Max.) (nC)	35				
Q _{gs} (nC)	7.1				
Q _{gd} (nC)	25				
Configuration	Single				





FEATURES

- Dynamic dV/dt Rating
- Logic-Level Gate Drive
- R_{DS(on)} Specified at V_{GS} = 4 V and 5 V
- 175 °C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRLZ34PbF
	SiHLZ34-E3
SnPb	IRLZ34
	SiHLZ34

ABSOLUTE MAXIMUM RATINGS $T_C = 25 ^{\circ}C$, unless otherwise noted						
PARAMETER		SYMBOL LIMIT		UNIT		
Drain-Source Voltage		V _{DS}	60	V		
Gate-Source Voltage		V _{GS}	V _{GS} ± 10			
Continuous Drain Current	V _{GS} at 5 V	$T_C = 25 \degree C$ $T_C = 100 \degree C$	- I _D	30		
	V _{GS} at 5 V	$T_C = 100 \ ^{\circ}C$		21	А	
Pulsed Drain Currenta			I _{DM}	110		
Linear Derating Factor			0.59			
Single Pulse Avalanche Energy ^b		E _{AS}	220	mJ		
Maximum Power Dissipation	T _C = 25 °C		PD	88	W	
Peak Diode Recovery dV/dt ^c		dV/dt	4.5	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175			
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 285 µH, $R_G = 25 \Omega$, $I_{AS} = 30 \text{ A}$ (see fig. 12).

c. $I_{SD} \leq 30$ A, dI/dt ≤ 200 A/µs, $V_{DD} \leq V_{DS}$, $T_J \leq 175$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply





THERMAL RESISTANCE RAT	FINGS								
PARAMETER	SYMBOL	TYP.		MAX.		UNIT			
Maximum Junction-to-Ambient	R _{thJA}	-		62					
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50 -				°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	- 1.7				1			
		·							
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherw	vise noted							
PARAMETER	SYMBOL	TEST	CONDITI	ONS	MIN.	TYP.	MAX.	UNIT	
Static									
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_D = 250 \mu A$			60	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C,	$I_D = 1 \text{ mA}$	-	0.070	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V$	(_{GS} , I _D =	250 µA	1.0	-	2.0	V	
Gate-Source Leakage	I _{GSS}	VG	_{iS} = ± 10	V	-	-	± 100	nA	
Zaro Gato Voltago Drain Current	l	$V_{DS} = 6$	60 V, V _{G8}	s = 0 V	-	-	25		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V, V	8 V, V _{GS} = 0 V, T _J = 150 °C			-	250	μA	
	в	$V_{GS} = 5.0 V$		_D = 18 A ^b	-	-	0.050		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 4.0 V		_D = 15 A ^b	-	-	0.070	Ω	
Forward Transconductance	g fs	$V_{DS} = 2$	25 V, I _D =	18 A ^b	12	-	-	S	
Dynamic		•					-		
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	1600	-	pF		
Output Capacitance	C _{oss}			-	660	-			
Reverse Transfer Capacitance	C _{rss}			-	170	-			
Total Gate Charge	Qg				-	-	35	nC	
Gate-Source Charge	Q _{gs}	V _{GS} = 5.0 V	-	$I_{\rm D} = 30 \text{ A}, V_{\rm DS} = 48 \text{ V}$	-	-	7.1		
Gate-Drain Charge	Q _{gd}	see fig. 6 and		fig. 6 and 13 ^b	-	-	25		
Turn-On Delay Time	t _{d(on)}				-	14	-		
Rise Time	-d(on)	$V_{DD} = 30 \text{ V}, \text{ I}_D = 30 \text{ A}$		-	170	-	ns		
Turn-Off Delay Time	t _{d(off)}			-	30	-			
Fall Time	t _f	$n_{\rm G} = 0.032$, n	$R_G = 6.0 \ \Omega, R_D = 1.0 \ \Omega$, see fig. 10^b		-	56	-		
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH		
Internal Source Inductance	L _S			-	7.5	-			
Drain-Source Body Diode Characteristic	s	•						•	
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	30	A		
Pulsed Diode Forward Current ^a	I _{SM}			-	-	110			
Body Diode Voltage	V_{SD}	$T_{J} = 25 \ ^{\circ}C, \ I_{S} = 30 \ A, \ V_{GS} = 0 \ V^{b}$		-	-	1.6	V		
Body Diode Reverse Recovery Time	t _{rr}	- $T_J = 25 \text{ °C}, I_F = 30 \text{ A}, dl/dt = 100 \text{ A}/\mu\text{s}^b$		-	120	180	ns		
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.70	1.3	μC		
Forward Turn-On Time	t _{on}	Intrinsic turn	on time	s negligible (turn	-on is dor	minated b	y L _S and	L _D)	


Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




IRLZ34, SiHLZ34

Vishay Siliconix










Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Drain-to-Source Voltage





IRLZ34, SiHLZ34

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit






Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

IRLZ34, SiHLZ34

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit







Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91327.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.