

Silicon PNP Power Transistors

2SA1333

DESCRIPTION

- With MT-200 package
- High power dissipation

APPLICATIONS

- Audio and general purpose applications

PINNING (see Fig.2)

PIN	DESCRIPTION
1	Base
2	Collector;connected to mounting base
3	Emitter




Fig.1 simplified outline (MT-200) and symbol

Absolute maximum ratings(Ta=25°C)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	-200	V
V _{CEO}	Collector-emitter voltage	Open base	-200	V
V _{EBO}	Emitter-base voltage	Open collector	-5	V
I _C	Collector current		-15	A
I _B	Base current		-5	A
P _C	Collector power dissipation	T _C =25°C	150	W
T _j	Junction temperature		150	°C
T _{stg}	Storage temperature		-55~150	°C

Silicon PNP Power Transistors

2SA1333

CHARACTERISTICS

T_j=25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-25mA ; I _B =0	-200			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-1mA ; I _C =0	-5			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-5A ; I _B =-0.5A			-2.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =-5A ; I _B =-0.5A			-2.5	V
I _{CBO}	Collector cut-off current	V _{CB} =-200V ; I _E =0			-100	μA
I _{EBO}	Emitter cut-off current	V _{EB} =-5V ; I _C =0			-100	μA
h _{FE}	DC current gain	I _C =-5A ; V _{CE} =-4V	50			
f _T	Transition frequency	I _C =-1A ; V _{CE} =-12V		30		MHz

Silicon PNP Power Transistors

2SA1333

PACKAGE OUTLINE




Fig.2 outline dimensions