2M x 8 Bits x 4 Banks Synchronous DRAM

FEATURES

- Single 3.3V power supply
- Fully Synchronous to positive Clock Edge
- Clock Frequency = 125, 100MHz
- SDRAM CAS# Latency = 2
- Burst Operation
 - Sequential or Interleave
 - •Burst length = programmable 1,2,4,8 or full page
 - •Burst Read and Write
 - •Multiple Burst Read and Single Write
- DATA Mask Control
- Auto Refresh (CBR) and Self Refresh
 - •4096 refresh cycles across 64ms
- Automatic and Controlled Precharge Commands
- Suspend Mode and Power Down Mode
- Industrial Temperature Range

DESCRIPTION

The WED48S8030E is 67,108,864 bits of synchronous high data rate DRAM organized as 4 x 2,097,152 words x 8 bits. Synchronous design allows precise cycle control with the use of system clock, I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Available in a 54 pin TSOP type II package the WED48S8030E is tested over the industrial temp range (-40C to +85C) providing a solution for rugged main memory applications.

FIG. 1

Pin Configuration

Vcc	Ы	10			54	□ Vss
DQ0		2			53	DQ7
Vccq		3			52	□ Vssq
NC		4			51	□ NC
DQ1		5			50	□ DQ6
Vssq		6	9		49	□ Vccq
NC	Щ	7	ń		48	I NC
DQ2		8	TERMINAL CONNECTIONS		47	□ DQ5
Vccq	Щ	9	0		46	□ Vssq
NC	П	10	ш	(TOP VIEW)	45	□ NC
200	Щ	11	Z	Ш	44	□ DQ4
Vssq	Щ	12	<	₹	43	₩ Vccq
NC		13	Ж	6	42	□ NC
Vcc		14		5	41	□ Vss
NC		15	₹	\vdash	40	□ NC/RFU
WE#	Щ	16	Ž	$\overline{}$	39	DQM
CAS#	Щ	17	₹		38	СК
RAS#	#	18	$\overline{\sim}$		37	CKE
CE#	П	19	Щ		36	□ NC
BA0 BA1	\exists	20	-		35 34	□ A11 □ A9
A10/AP	\exists	22			33	⊥ A9 □ A8
A10/AP	\exists	23			32	□ A0 □ A7
A1	\exists	24			31	H A6
A2	\exists	25			30	□ A5
A3	H	26			29	⊞ A4
Vcc	_	27			28	□ Vss
*00	\neg					Γ

Pin Description

A ₀₋₁₁	Address Inputs
BAo, BA1	Bank Select Addresses
CE#	Chip Select
WE#	Write Enable
CK	Clock Input
CKE	Clock Enable
DQ ₀₋₇	Data Input/Output
DQM	Data Input/Output Mask
RAS#	Row Address Strobe
CAS#	Column Address Strobe
Vcc	Power (3.3V)
Vccq	Data Output Power
V_{ss}	Ground
Vssq	Data Output Ground
NC	No Connection

White Electronic Designs Corp. reserves the right to change products or specifications without notice

INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Туре	Signal	Polarity	Function
CK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE#	Input	Pulse	Active Low	CE# disable or enable device operation by masking or enabling all inputs except CK, CKE and DQM.
RAS#, CAS# WE#	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS#, RAS#, and WE# define the operation to be executed by the SDRAM.
BA0,BA1	Input	Level	_	Selects which SDRAM bank is to be active.
A0-11, A10/AP	Input	Level	_	During a Bank Activate command cycle, A0-11 defines the row address (RA0-11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-7 defines the column address (CA0-7) when sampled at the rising clock edge. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10/AP is low, autoprecharge is disabled. During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.
DQ0-15	Input/ Output	Level	_	Data Input/Output are multiplexed on the same pins
DQM	Input	Pulse	Mask Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
Vcc, Vss	Supply			Power and ground for the input buffers and the core logic.
Vcca, Vssa	Supply			Isolated power and ground for the output buffers to improve noise immunity.

Absolute Maximum Ratings

			<u> </u>	
Parameter	Symbol	Min	Max	Units
Power Supply Voltage	Vcc	-1.0	+4.6	V
Input Voltage	Vin	-1.0	+4.6	V
Output Voltage	Vouт	-1.0	+4.6	V
Operating Temperature	Topr	-40	+85	°C
Storage Temperature	Тѕтс	-55	+125	°C
Power Dissipation	Po	_	1.0	W
Short Circuit Output Current	los	_	50	mA

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions

(Voltage Referenced to: Vss = 0V, T_A = 40°C to +85°C)

\ 0	,			,	
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Input High Voltage	VIH	2.0	3.0	Vcc +0.3	V
Input Low Voltage	VIL	-0.3	_	0.8	V
Output High Voltage (IoH = -2mA)	Vон	2.4	_	_	V
Output Low Voltage (IoL = 2mA)	Vol	_	_	0.4	V
Input Leakage Voltage	lı.	-10	_	10	μΑ
Output Leakage Voltage	loL	-10	_	10	μΑ

Capacitance

 $(T_A = 25^{\circ}C, f = 1MHz, V_{CC} = 3.3V \text{ to } 3.6V)$

Parameter	Symbol	Max	Unit
Input Capacitance	C _i 1	4	pF
Input Capacitance (CK, CKE, RAS#, CAS#, WE#, CE#, DQM)	C ₁ 2	4	pF
Input/Output Capacitance (DQ)	Соит	5	pF

OPERATING CURRENT Characteristics

 $(V_{CC} = 3.3V, T_A = 40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Conditions	-8	-10	Units
Operating Current (One Bank Active) (1)	Icc1	Burst Length = 1, tRc ≥ tRC(min)	100	95	mA
Operating Current (Burst Mode) (1)	Icc4	Page Burst, 2 banks active, tccp = 2 clocks	160	130	mA
Precharge Standby Current in Power Down Mode	Icc2P	CKE ≤ V _{IL} (max), tcc = 15ns	2	2	mA
	Icc2PS	CKE, CK ≤ V _{IL} (max), tcc = ∞, Inputs Stable	2	2	mA
Precharge Standby Current in Non-Power Down Mode	Icc1N	CKE = V _{IH} , tcc = 15ns, Input Change every 30ns	20	20	mA
	Icc1NS	CKE ≥ V _{IH} (min), tcc = ∞, No Input Change	10	10	mA
Precharge Standby Current in Power Down Mode	Icc3P	CKE ≤ V _{IL} (max), tcc = 15ns	5	5	mA
	Icc3PS	CKE ≤ V _{IL} (max), tcc = ∞	5	5	mA
Active Standby Current in Non-Power Down Mode	Icc3N	CKE = V _{IH} , t _{CC} = 15ns, Input Change every 30ns	20	20	mA
(One Bank Active)	Icc3NS	CKE ≥ V _{IH} (min), tcc = ∞, No Input Change	10	10	mA
Refresh Current (2)	Icc5	trc ≥ trc(min)	190	175	mA
Self Refresh Current	Icc6	CKE ≤ 0.2V	2	2	mA

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.

AC CHARACTERISTICS

OPERATING AC PARAMETERS

 $(Vcc = 3.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter		Symbol		-8		-10	Units
			Min	Max	Min	Max	
Clock Cycle Time (1)	CAS Latency = 3	tcc	7.5	1000	10	1000	ns
	CAS Latency = 2	tcc	10	1000	10	1000	
Clock to valid Output delay (1,2)	tsac		5.4		6	ns	
Output Data Hold Time (2)		tон	3		3		ns
Clock HIGH Pulse Width (3)		tсн	2.5		3.5		ns
Clock LOW Pulse Width (3)	tcL	2.5		3		ns	
Input Setup Time (3)	tss	1.5		2		ns	
Input Hold Time (3)	tsн	0.8		1		ns	
CK to Output Low-Z (2)		tsız	1		1		ns
CK to Output High-Z		tsнz		5.4		6	ns
Row Active to Row Active Delay (4)		trrd	15		20		ns
RAS# to CAS# Delay (4)		trco	20		20		ns
Row Precharge Time (4)		t _{RP}	20		20		ns
Row Active Time (4)		tras	45	100,000	50	100,000	ns
Row Cycle Time - Operation (4)		trc	65		70		ns
Row Cycle Time - Auto Refresh (4,8)		trec	65		70		ns
Last Data in to New Column Address	Delay (5)	tcdl	1		1		CK
Last Data in to Row Precharge (5)		t RDL	1		1		CK
Last Data in to Burst Stop (5)		t _{BDL}	1		1		CK
Column Address to Column Address	Delay (6)	tcco	1		1		CK
Number of Valid Output Data (7)	CAS Latency = 3		2		2		ea
	CAS Latency = 2		1		1		

NOTES:

- 1. Parameters depend on programmed CAS# latency.
- If clock rise time is longer than 1ns, (trise/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time = 1ns. If trise & tfall are longer than 1ns, [(trise + trall)/2]-1ns should be added to the parameter.
- 4. The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.
- Minimum delay is required to complete write.
- 6. All devices allow every cycle column address changes.
- 7. In case of row precharge interrupt, auto precharge and read burst stop.
- 8. A new command may be given trace after self refresh exit.

REFRESH CYCLE PARAMETERS

Parameter	Symbol		-8		-10	Units	Notes
		Min	Max	Min	Max		
Refresh Period	tref	_	64	_	64	ms	1, 2
Self Refresh Exit Time	tsrex	trfc	_	trfc	_	ns	3

- 1. 4096 cycles.
- 2. Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device.
- 3. The self refresh is exited by restarting the external clock and then asserting CKE high. This must be followed by NOPs for a minimum time of trace before the SDRAM reaches idle state to begin normal operation.

COMMAND TRUTH TABLE

Function		СК	E	CE#	RAS#	CAS#	WE#	DQM	BA	A10/AP	A12,	Notes
			Current Cycle							A9-0	A11,	
Register	Mode Register Set	Н	Х	L	L	L	L	Х		OP CODE		
Refresh	Auto (CBR)	Н	Н	L	L	L	Н	Х	Х	Х	Х	
	Entry Self Refresh	Н	L	L	L	L	Н	Х	Х	Х	Х	
Precharge	Single Bank Precharge	Н	Х	L	L	Н	L	Х	BA	L	Х	2
	Precharge all Banks	Н	Х	L	L	Н	L	Х	Х	н х		
Bank Activate		Н	Х	L	L	Н	Н	Х	BA	BA Row Address		2
Write	Auto Precharge Disable	Н	Х	L	Н	L	L	Х	BA	L	Column 2	
	Auto Precharge Enable	Н	Х	L	Н	L	L	Х	BA	Н	Address	2
Read	Auto Precharge Disable	Н	Х	L	Н	L	L	Х	BA	L	Column	2
	Auto Precharge Enable	Н	Х	L	Н	L	Н	Х	BA	Н	Address	2
Burst Termina	tion	Н	Х	L	Н	Н	L	Х	Х	Х	Х	3
No Operation		Н	Х	L	Н	Н	Н	Х	Х	Х	Х	
Device Desele	ect	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
Clock Suspen	d/Standby Mode	L	Х	Χ	Х	Χ	Χ	X	Χ	Х	Х	4
Data	Write/Output Enable	Н	Х	Χ	Х	Х	Χ	L	Χ	Х	Х	5
	Mask/Output Disable	Н	Х	Χ	Х	Х	Χ	Н	Χ	Х	Х	5
Power Down	Entry	Х	L	Н	Х	Х	Х	Х	Х	Х	Х	6
Mode	Exit	Х	Н	Н	Х	Х	Χ	Х	Χ	Х	Х	6

(X = Don't Care, H = Logic High, L = Logic Low) NOTES:


- 1. All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.
- 2. Bank Select (BA), if BA = 0 then bank A is selected, if BA = 1 then bank B is selected.
- 3. During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS# latency.
- 4. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.
- 5. The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency)
- 6. All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not preform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode entry and exit.

CLOCK ENABLE (CKE0) TRUTH TABLE

	СК	Œ			Con	nmand				
Current State	Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	BA0-1	A0-11	Action	Notes
	Н	Х	Χ	Х	Χ	Χ	Χ	Х	INVALID	1
	L	Н	Н	Х	Х	Χ	Χ	Х	Exit Self Refresh with Device Deselect	2
	L	Н	L	Н	Н	Н	Χ	Х	Exit Self Refresh with No Operation	2
Self Refresh	L	Н	L	Н	Н	L	Χ	Х	ILLEGAL	2
	L	Н	L	Н	L	Χ	Χ	Х	ILLEGAL	2
	L	Н	L	L	Х	Χ	Χ	Х	ILLEGAL	2
	L	L	Х	Х	Х	Χ	Χ	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Χ	Χ	Х	INVALID	1
Dawes Dawe	L	Н	Н	Х	Х	Χ	Χ	Х	Power Down Mode exit, all banks idle	2
Power Down	L	Н	L	Х	Х	Χ	Х	Х	ILLEGAL Maintain Power Down Mode	2
	Н	Х	L	Н	L	L	Х			2
	Н	Н	Н	Х	Х	Χ			5 6 1 11 11 61 1 1 61	
	Н	Н	L	Н	Х	Χ			Refer to the Idle State section of the Current State Truth Table	3
	Н	Н	L	L	Н	Χ			Current State Truth Table	
	Н	Н	L	L	L	Н	Х	Х	CBR Refresh	
	Н	Н	L	L	L	L	OP (Code	Mode Register Set	4
All Banks Idle	Н	L	Н	Х	Х	Χ				
	Н	L	L	Н	Х	Χ			Refer to the Idle State section of the Current State Truth Table	3
	Н	L	L	L	Н	Χ			Current State Truth Table	
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4
	Н	Н	L	L	L	L	OP (Code	Mode Register Set	
	L	Х	Х	Х	Х	Χ	Х	Х	Power Down	4
	Н	Н	Х	Х	Х	Х	Х	Х	Refer to the Operations in the Current State Truth Table	
Any State other	Н	L	Х	Х	Х	Χ	Χ	Х	Begin Clock Suspend next cycle	5
than listed above	L	Н	Х	Х	Х	Χ	Х	Х	Exit Clock Suspend next cycle	
	L	L	Х	Х	Х	Χ	Х	Х	Maintain Clock Suspend	

- 1. For the given Current State CKE must be low in the previous cycle.
- 2. When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tcxs) must be satisfied before any command other than Exit is issued.
- 3. The address inputs (A11-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.
- 4. The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.
- 5. Must be a legal command as defined in the Current State Truth Table.

MODE REGISTER SET TABLE



CURRENT STATE TRUTH TABLE

				-	Com	mand		A -41	
Current State	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description	Action	Notes
	L	L	L	L		OP Code	Mode Register Set	Set the Mode Register	2
	L	L	L	Н	Х	Х	Auto orSelf Refresh	Start Auto orSelf Refresh	2,3
	L	L	Н	L	Х	Х	Precharge	No Operation	
	L	L	Н	Н	BA	Row Address	Bank Activate	Activate the specified bank and row	
ldle	L	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	2
	L	Н	Н	L	Х	Х	Burst Termination	No Operation	2
	L	Н	Н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation or Power Down	5
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	Precharge	6
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
Row Active	L	Н	L	L	BA	Column	Write Start	Write; Determine if Auto Precharge	7,8
	L	Н	L	Н	BA	Column	Read Start	Read; Determine if Auto Precharge	7,8
	L	Н	Н	L	Х	X	Burst Termination	No Operation	1 /-
	L	Н	Н	Н	X	X	No Operation	No Operation	
	H	X	X	X	X	X	Device Deselect	No Operation	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
		L	L	Н	Х	X	Auto orSelf Refresh	ILLEGAL	
		L	H	L	X	X	Precharge	Terminate Burst; Start the Precharge	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Read	L	Н	L	L	BA	Column	Write	Terminate Burst; Start the Write cycle	8,9
rtoad	L	Н.	L	Н	BA	Column	Read	Terminate Burst; Start a new Read cycle	8,9
	L	Н	Н	L	X	X	Burst Termination	Terminate the Burst	0,5
	L	Н.	Н	Н	X	X	No Operation	Continue the Burst	
	Н	X	X	X	X	X	Device Deselect	Continue the Burst	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	X	X	Precharge	Terminate Burst; Start the Precharge	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write	L	Н	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle	8,9
VVIIIC	L	Н	L	Н	BA	Column	Read	Terminate Burst; Start the Read cycle	8,9
	L	Н	Н	L	X	X	Burst Termination	Terminate the Burst	0,5
	L	Н	Н	Н	X	X	No Operation	Continue the Burst	
	Н	X	X	X	X	X	Device Deselect	Continue the Burst	1
	L	L	L	L	^	OP Code	Mode Register Set	ILLEGAL	
			L	Н	X	X		ILLEGAL	
	L	L	Н	L	X	X	Auto orSelf Refresh		4
					 		Precharge	ILLEGAL	+
Read with	L	L	H	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Auto Precharge	L	H	L	L	BA	Column	Write	ILLEGAL	
i recitallye	L	Н	L	H	BA	Column	Read	ILLEGAL	
	L.	Н	H	L	X	X	Burst Termination	ILLEGAL	
	L	Н	Н	Н	X	X	No Operation	Continue the Burst	
	Н	X	Х	X	Х	X	Device Deselect	Continue the Burst	

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

CURRENT STATE TRUTH TABLE (cont.)

0					Com	Author	Notes		
Current State	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description	Action	Notes
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	X	Precharge	ILLEGAL	4
Write with	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Auto	L	Н	L	L	BA	Column	Write	ILLEGAL	
Precharge	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	X	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Χ	X	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	X	Device Deselect	Continue the Burst	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	X	Precharge	No Operation; Bank(s) idle after trap	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Precharging	L	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	4
	L	Н	Н	L	Х	X	Burst Termination	No Operation; Bank(s) idle after tRP	
	L	Н	Н	Н	X	X	No Operation	No Operation; Bank(s) idle after tRP	
	Н	Х	Х	Х	Х	X	Device Deselect	No Operation; Bank(s) idle after tRP	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	X	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4,10
Row Activating	L	Н	L	L	BA	Column	Write	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read	ILLEGAL	4
	L	Н	Н	L	X	X	Burst Termination	No Operation; Row active after tRCD	
	L	Н	Н	Н	X	X	No Operation	No Operation; Row active after tRCD	
	Н	Х	Х	Х	X	X	Device Deselect	No Operation; Row active after tRCD	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	X	X	Precharge	ILLEGAL	4
Write	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Recovering	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
	L	Н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	9
	L	Н	Н	L	Х	X	Burst Termination	No Operation; Row active after topl	
	L	Н	Н	Н	Х	X	No Operation	No Operation; Row active after topl	
	Н	Х	Х	Х	Х	X	Device Deselect	No Operation; Row active after topl	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	X	Auto orSelf Refresh	ILLEGAL	
147.7	L	L	Н	L	Х	X	Precharge	ILLEGAL	4
Write Recovering	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
with Auto	L	Н	L	L	BA	Column	Write	ILLEGAL	4,9
Precharge	L	Н	L	Н	BA	Column	Read	ILLEGAL	4,9
-	L	Н	Н	L	Х	X	Burst Termination	No Operation; Precharge after topl	
	L	Н	Н	Н	Х	X	No Operation	No Operation; Precharge after topl	
	Н	Х	X	X	X	X Jucts or specifications	Device Deselect	No Operation; Precharge after topl	

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

CURRENT STATE TRUTH TABLE (cont.)


0	Command						Author	Neter		
Current State	CE#	RAS#	CAS#	WE#	BA0-1	A11, A10/AP-A0	Description	Action	Notes	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL		
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL		
	L	L	Н	L	Х	Х	Precharge	ILLEGAL		
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL		
Refreshing	L	Н	L	L	BA	Column	Write	ILLEGAL		
	L	Н	L	Н	BA	Column	Read	ILLEGAL		
	L	Н	Н	L	Х	X	Burst Termination	No Operation; Idle after tRC		
	L	Н	Н	Н	Х	X	No Operation	No Operation; Idle after tRC		
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after tRC		
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL		
	L	L	L	Н	Х	X	Auto orSelf Refresh	ILLEGAL		
	L	L	Н	L	X	X	Precharge	ILLEGAL		
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL		
Mode Register Accessing	L	Н	L	L	BA	Column	Write	ILLEGAL		
Accessing	L	Н	L	Н	BA	Column	Read	ILLEGAL		
	L	Н	Н	L	Х	X	Burst Termination	ILLEGAL		
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after two clock cycles		
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after two clock cycles		

NOTES:

- 1. CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.
- 2. Both Banks must be idle otherwise it is an illegal action.
- 3. If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.
- 4. The Current State refers only refers to one of the banks, if BA selects this bank then the action is illegal. If BA selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.
- 5. If CKE is inactive (low) than the Power Down mode is entered, otherwise there is a No Operation.
- 6. The minimum and maximum Active time (tras#) must be satisfied.
- 7. The RAS# to CAS# Delay (tRCD) must occur before the command is given.
- 8. Address A10 is used to determine if the Auto Precharge function is activated.
- 9. The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
- 10. The command is illegal if the minimum bank to bank delay time (trrb) is not satisfied.



FIG. 2 SINGLE BIT READ-WRITE CYCLE (SAME PAGE) @CAS# LATENCY=3, BURST LENGTH=1



NOTES:

- All input except CKE & DQM can be don't care when CE# is high at the CK high going edge.
- 2. Bank active & read/write are controlled by BA0~BA1.
- A10/AP and BA0-BA1 control bank precharge when precharge command is asserted.


BA0	BA1	Active & Read/Write		
0	0	Bank A		
0	1	Bank B		
1	0	Bank C		
1	1	Bank D		


A10/AP	BA0	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	Х	Х	All Banks

Enable and disable auto precharge function are controlled by A10/AP in read/ write command.


A10/AP	BA0	BA1	Operation
	0	0	Distribute auto precharge, leave bank A active at end of burst
0	0	1	Disable auto precharge, leave bank B active at end of burst
"	1	0 Disable auto precharge, leave bank C active at end of	
	1	1	Disable auto precharge, leave bank D active at end of burst
	0	0	Enable auto precharge, precharge bank A at end of burst
1	0	1	Enable auto precharge, precharge bank B at end of burst
'	1	0	Enable auto precharge, precharge bank C at end of burst
	1	1	Enable auto precharge, precharge bank D at end of burst

White Electronic Designs Corp. reserves the right to change products or specifications without notice.






- 1. Minimum row cycle times are required to complete internal DRAM operation.
- 2. Row precharge can interrupt burst on any cycle. (CAS# Latency 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
- 3. Access time from Row active command. tcc *(trcb + CAS# latency 1) + tsac.
- Output will be Hi-Z after the end of burst (1, 2, 4, 8 & full page bit burst).




- 1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
- 2. Row precharge will interrupt writing. Last data input, trob before Row precharge, will be written.
- DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

FIG. 6 PAGE READ CYCLE AT DIFFERENT BANK @ BURST LENGTH=4




NOTES:


- 1. CE# can be don't cared when RAS#, CAS# and WE# are high at the clock high going edge.
- 2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.



- 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
- 2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.




tcpl should be met to complete write.



NOTE: 1.

1. tcpl. should be controlled to meet minimum tras before internal precharge start. (in the case of Burst Length=1 & 2 and BRSW mode)


FIG. 10 CLOCK SUSPENSION & DQM OPERATION CYCLE @ CAS# LATENCY=2, BURST LENGTH=4



NOTE:


1. DQM is needed to prevent bus contention.

FIG. 11 READ INTERRUPTED BY PRECHARGE COMMAND & READ BURST STOP @ BURST LENGTH=FULL PAGE




- 1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
- About the valid DQs after burst stop, it is same as the case of RAS# interrupt.
 Both cases are illustrated in above timing diagram. See the label 1, 2.
 But at burst write, Burst stop and RAS# interrupt should be compared carefully.
 Refer to the timing diagram of "Full page write burst stop cycle."
- 3. Burst stop is valid at every burst length.

FIG. 12 WRITE INTERRUPTED BY PRECHARGE COMMAND & WRITE BURST STOP CYCLE @ BURST LENGTH=FULL PAGE



- 1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
- 2. Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is defined by AC parameter of trace. DQM at write interrupted by precharge command is needed to prevent invalid write. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
- 3. Burst stop is valid at every burst length.






- BRSW mode is enabled by setting As "High" at MRS (Mode Register Set). At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.
- When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is
 executed at the burst-end cycle, so in the case of BRSW write command, the next cycle starts the precharge.


White Electronic Designs Corp. reserves the right to change products or specifications without notice.

FIG. 14 ACTIVE/PRECHARGE POWER DOWN MODE @ CAS# LATENCY=2, BURST LENGTH=4



NOTES:

- 1. Both banks should be in idle state prior to entering precharge power down mode.
- 2. CKE should be set high at least 1 CK + tss prior to Row active command.
- 3. Cannot violate minimum refresh specification (64ms).




TO ENTER SELF REFRESH MODE

- 1. CE#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low." Once the device enters self refresh mode, minimum tras# is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CE# starts from high.
- 6. Minimum trac is required after CKE going high to complete self refresh exit.
- 7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.




Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

- CE#, RAS#, CAS#, & WE# activation at the same clock cycle with address key will set internal mode register.
- 2. Minimum 2 clock cycles should be met before new RAS# activation.
- 3. Please refer to Mode Register Set table.





ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTES:

- 1. Dimension does not include 0.006 inch Flash each side.
- 2. Dimension does not include 0.010 inch Flash each side.

ORDERING INFORMATION

Part Number	Organization	Operating Frequency	Package	
WED48S8030E8SI	2Mx8bitsx4banks	125MHz	54 TSOP II	
WED48S8030E10SI	2Mx8bitsx4banks	100MHz	54 TSOP II	

NOTE: This product does not include the prefix "WED" for part marking due to package size constraints.