



FEATURES


- Operating voltage : 2.7V ~ 3.6V
- Low power consumption : 70mW (Typ.)
- Power down mode : less than 30 μ W
- Accepts a direct signal input to ADC or PGA at 1.0 V_{PP} (Typ.)
- CCD signal input level : 1.1 V_{P-P} (Max.)
- 10-bit ADC (up to 20MHz)
 - DNL : ± 0.6 LSB (Typ.)
- Black level neutralizer, target setting : 16~127 LSB
- Built-in serial interface
- Independent ADC input conversion clock and data output clock
- Independent CDS and PGA gain control
 - CDS : -1.94/ 0/ 6/ 12dB
 - PGA : 0~24dB
- Wide gain range : -1.94 ~ 36dB
- High speed sample and hold circuit : pulse width 11ns (Min.)
- 48-pin LQFP package

GENERAL DESCRIPTION


The Ai4100 is a CMOS single-chip signal processing devices for CCD area sensors. It consists of a clamp circuit, Correlated Double Sampler (CDS), Programmable Gain Amplifier (PGA), reference voltage generator, black level detection circuit,

voltage generator, black level detection circuit, 20MHz 10-bit A/D converter (ADC), timing generator for internally required pulses and serial interface for internal function control and PGA gain control.

BLOCK DIAGRAM



PIN ASSIGNMENT



PIN DESCRIPTION

Pin No.	Pin Name	I/O	Description
1, 3, 17, 21	NC	-	No Connection
2, 6~7, 19	AV _{DD}	-	Analog Power (+3.3V)
4	REFB	O	ADC Internal Bottom Reference Voltage
5	REFT	O	ADC Internal Top Reference Voltage
8~9, 20	AV _{SS}	-	Analog Ground
10	CML	O	ADC Internal Common Reference Voltage
11	CCDIN	I	CDS Input Data Input
12	REFIN	I	CDS Circuit Reference Input
13	CLPCAP	O	Clamp Level Output
14	ADIN	I	ADIN Signal Input
15	OBCAP	O	Black Level Integration Voltage
16	MONOUT	O	Monitor Output of CDS or PGA
18	AISET	I	External Bias Current Setting
22	ADCLK	I	ADC Sampling Clock Input
23	SHP	I	Reference Sampling Pulse Input
24	SHD	I	Data Sampling Pulse Input
25	ADCLP	I	Pulse Input for ADIN Clamp and Black Calibration Control
26	BLK	I	Blanking Pulse Input
27	CCDCLP	I	Clamp Control Input
28	OBP	I	Black Level Period Pulse Input
29	SCK	I	Serial Port Clock Input
30	SDATA	I	Serial Port Data Input
31	CSN	I	Serial Port Chip Selection (Active Low)
32	STBY	I	Power Down Control (Power Down at Low)
33, 42	DV _{SS}	-	Digital GND
34, 43	DV _{DD}	-	Digital Power (+3.3V)
35	RESETN	I	Reset Signal Input (Active Low)
36	OUTCK	I	Clock Input for ADC Output Timing
37~41, 44~48	D0~D9	O	ADC Digital Output

ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
Supply Voltage	V _{CC}	GND-0.3 to GND+6.0	V
Input Voltage	V _{IN}	V _{SS} -0.3 to V _{DD} +0.3	
Storage Temperature	T _{STG}	-55 to +150	
Operating Temperature	T _{OP}	-20 to +70	

Note : These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Rating" may cause substantial damage to the devices. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability

DC CHARACTERISTICS

(Ta = 25)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
V _{IH}	High Level Input Voltage	3V	-	0.7V _{DD}	-	V _{DD}	V
V _{IL}	Low Level Input Voltage	3V	-	0	-	0.3V _{DD}	V
I _{IH}	High Level Input Current	3V	V _{IL} =0V	-	-	200	μA
I _{IL}	Low Level Input Current	3V	V _{IH} =3.0V	-	-	1	μA
I _{MD}	Operation Current at Monitor Disable	3V	f _S =20MHz	-	23	-	mA
I _{MA}	Supply Current at Monitor Active	3V	f _S =20MHz	-	26	-	mA
I _{SS}	Power Down Current	3V	-	-	-	10	μA
V _{CCDIN}	Analog Input Range	3V	CCDIN input, f _{IN} =1MHz	-	1.1	-	V _{P-P}
V _{ADIN}		3V	ADIN input, f _{IN} =1MHz	-	1.0	-	V _{P-P}
V _{CLPCAP}	Clamp Voltage	3V	-	1.5	1.7	1.9	V
t _{BLKCAL}	Black Calibration Time	3V	-	-	-	200	Pixel
V _{BLKCAL}	Maximum Calibration Offset Voltage	3V	-	-	±200	-	mV
G (0)	CDS Gain (Set 0 dB)	3V	Absolute gain	-2	-1	0	dB
G (1)	CDS Gain (Set 6.02 dB)	3V	Relative gain	5.52	6.02	6.52	dB
G (2)	CDS Gain (Set 12.04 dB)	3V		11.54	12.04	12.04	dB
G (3)	CDS Gain (Set -1.94 dB)	3V		-2.44	-1.94	-1.44	dB
G _{MIN}	PGA Gain (Minimum Gain)	3V	Absolute gain	-1.2	-0.2	0.8	dB
G _{MAX}	PGA Gain (Maximum Gain)	3V	Relative gain	22.906	23.906	24.906	dB
G _{STEP}	PGA Gain (Gain Step)	3V		0	0.047	0.094	dB
ER _{PA}	Total (CDS+PGA) Gain Monotony	3V	-	-	-	±4	LSB
RES	Resolution	3V	-	-	-	10	Bits
DNL	Differential Nonlinearity	3V	f _S =20MHz	-	±0.6	±1.0	LSB
SN	S/N	3V	-	-	58	-	dB
SND	S/(N+D)	3V	-	-	56	-	dB
V _{COM}	ADC Common Voltage	3V	-	1.25	1.4	1.55	V
V _{RP}	V _{RP} Voltage (Positive)	3V	-	1.55	1.65	1.75	V
V _{RN}	V _{RN} Voltage (Negative)	3V	-	1.05	1.15	1.25	V
C _{CAL}	ADC Output Black Level Calibration Code	3V	-	16	-	127	LSB
				1	-	127	LSB
ST _{CAL}	Calibration Code Resolution	3V	-	-	1	-	LSB

Note : Black calibration period is specified when C_{CAL} is from 16 to 127LSB. Although black level codes of 1 to 15 could be set, t_{BLKCAL} is not guaranteed for these codes.

AC CHARACTERISTICS

(V_{SS} = 0V, T_a = 25 °C)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
f _S	Conversion Frequency	3.0V	-	0.5	-	20	MHz
t _{CYC}	Clock Cycle Time	3.0V	-	50	-	-	ns
t _R	Clock Rising Time	3.0V	-	-	-	2	ns
t _F	Clock Falling Time	3.0V	-	-	-	2	ns
t _L	Clock Low Period	3.0V	-	23	-	-	ns
t _H	Clock High Period	3.0V	-	23	-	-	ns
t _{WR}	SHP Pulse Width	3.0V	-	11	-	-	ns
t _{WD}	SHD Pulse Width	3.0V	-	11	-	-	ns
t _{DR}	SHP Pulse Width	3.0V	-	-	-	4	ns
t _{DD}	SHD Sampling Aperture	3.0V	-	-	-	4	ns
t _{PSUP}	Data Pulse Setup	3.0V	-	2	-	-	ns
t _{HOLD}	Data Pulse Hold	3.0V	-	5	-	-	ns
t _{SP}	Sampling Pulse Non-overlay	3.0V	-	1	-	-	ns
t _{SUPE}	Enable Pulse Setup	3.0V	-	10	-	-	ns
t _{HOLDE}	Enable Pulse Hold	3.0V	-	10	-	-	ns
t _{SUPOC}	OUTCK Setup	3.0V	-	0	-	-	ns
t _{HOLDOC}	OUTCK Hold	3.0V	-	10	-	-	ns
t _{DLD}	3-state Disable Delay	3.0V	Active → High-Z	-	20	-	ns
t _{DLE}	3-state Disable Delay	3.0V	High-Z → Active	-	20	-	ns
t _{DL}	ADC Output Data Delay	3.0V	-	-	6	-	ns

FUNCTIONAL DESCRIPTION

CDS (Correlated Double Sampling) Circuit

Connect the CCDIN pin to the CCD sensor through a capacitor. Connect also the REFIN pin to V_{SS} through a capacitor. The CDS circuit holds the pre-charge voltage of the CCD at SHP pulse and do sampling of the CCD pixel data at SHD pulse, Correlated noise is removed by subtracting the pre-charge voltage from the pixel data level. CDS could choose a gain setting from 0, 6.02, 12 or -1.94dB (Mode 3, register D4 and D5 bits). A CDS gain is controlled by PGA gain. It is recommended to increase the CDS gain then increase the PGA gain to reduce the noise level.

Clamp Circuits

- DC clamp

The DC level of the CCDIN/REFIN input is fixed by an internal DC clamp circuit. The DC level of the C-coupled CCD signal at the CDS input is set to CLPCAP by the internal DC clamp circuit. The clamp switches are usually turned on at the black level calibration period. The CLPCAP pin connects to V_{SS} through a $0.1\mu\text{F}$ capacitor.

- ADIN signal clamp

Clamp operation can also be used for the ADIN path. The clamp voltage is different from the CCDIN/REFIN signal and it could be turned off by register setting. At "ADIN signal to ADC" mode, the ADCLP signal controls the "clamp circuit". Black level calibration circuit is also controlled by ADCLP at "ADIN signal to PGA" mode

- Clamp control

- Clamp current (Mode 2 register D7). Charge current can select normal or fast clamp.

- Clamp target (Mode 2 register D5 and D4), input signal(REFIN and CCDIN) to be clamped are selected.

CDS (Correlated Double Sampling) Circuit


The purpose of a black level cancel circuit is to control the DC level of the PGA input. The ADC output code at an optical black period may correspond to the black level code set up by the register. A black level code of (1 to)16 to 127 LSB is available (the default is 64 LSB)


While the OBP pin is active a black level cancel loop is established. In the loop, a comparison is made between the ADC output code and the black level code, the result controls the voltage of the OBCAP capacitor. Hence, the OBCAP voltage settles gradually and the signal level of the optical black period corresponds to the established value.

The following conditions will reset the OBCAP capacitor:

- Set the black level reset register to "1" (Mode 1 register D1=1).
- Set the RESETN pin to low
- Power down by STBY pin or register control

The DC clamping (CCDCLP) is allowed while the DBP pin is low. The black level cancellation is available at "ADIN signal to PGA" mode. The black level cancellation is available at the ADCLP period in this mode. The clamping function and black level canceling function are done simultaneously.





Black Level Calibration Timing


High-speed Black Level Cancellation

The Ai4100 has a high speed black level cancellation function, which by means of a register setting enhances the setting speed within a fixed period from access to the serial interface. It increases the gain of the setting DAC within a fixed a fixed period and in turn increases the charge/discharge current to the OBCAP capacitor.

The Mode 3 register D3 to D0 data controls the black level boost function. The default setting is always low gain

(D3~D0=5'b0). By setting the register D2~D0, the gain becomes high by 1 to 7 times that of the OBP pulse period after any access to the serial interface. After that period, the gain returns to low. When setting D3 to 1'b1, the gain is always high. The CSN signal becomes the starting point of the OBP pulse count.

The following figure shows the black loop setting gain boost timing chart when the boost controls is on (D3="0") and the boost period is set to 3.



Black Loop Setting Gain Boost Timing

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
t_{sucs}	CSN Setup Time	-	10	-	-	ns
t_{hcs}	CSN Hold Time	-	10	-	-	ns

Gain Control Circuit

The total gain for a CCD input signal covers from -1.94dB to 36dB. The CDS range is 0/6/12/-1.94 dB. The PGA rough is 0/6/12/18 dB and ADC fine is 0 to 6dB, 0.047dB/step. The CDS gain is controlled by a 2-bit register and the PGA gain is controlled by a 9-bit register

- The signal from the CCDIN input through a CDS and PGA
- The signal from the ADIN input through an PGA at the ADIN mode.
- The signal from the ADIN input at the ADIN mode.

A/D Converter Circuit

The Ai4100 includes one 20MHz 10-bits AD converter. The ADC converts the following signals.

A/D Conversion Range

The analog input range of the ADC is determined by the internal reference voltage. The full scale of the ADC is 1.0 V_{PP}

A/D Converter Output Code (Mode 1 Register D5=1)

The format of an ADC digital output is a straight binary. When in the input zero reference voltage, the output code will be all zero and when the input is a full scale voltage, the output code will be all one

Clock, Pipeline Delay, Digital Data Output Timing

The ADCLK input is used for an A/D conversion. The ADC input signal is sampled at the falling edge of the ADCLK input and 10 bits parallel data is output at the rising edge of

the ADCLK input after a 5.5 clock of pipeline delay.

High-Z Control of ADC Digital Output

ADC digital outputs become High-Z under the following conditions

- Set the ADC output bit to one. (Mode 1 register D2=1)
- Set the STBY pin to low
- Set the power control bit to one (Mode 1 register D0=1)

A/D Input	Digital Output Code									
	MSB									LSB
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Full Scale	1	1	1	1	1	1	1	1	1	1
:	:	:	:	:	:	:	:	:	:	:
:	1	0	0	0	0	0	0	0	0	0
:	0	1	1	1	1	1	1	1	1	1
:	:	:	:	:	:	:	:	:	:	:
Zero Scale	0	0	0	0	0	0	0	0	0	0

ADC Data Output (Coding : Straight Binary)

Miscellaneous Functions (ADC Direct Input, ADIN Mode)

The direct input path to the ADC or the PGA is achieved by means of a register setting. The selectable paths are as follows:

- Function disable (default, Mode 1 register D5=0, D4=0)
- ADIN input to the PGA (Mode 1 register D5=0, D4=1)
- ADIN input to the PGA (Mode 1 register D5=1, D4=Don't Care)

The BLK, SHD and SHP inputs are ignored at the ADIN mode.

Power Down Mode

The power mode can be set either by register setting or by the STBY pin.

Monitor Output

When setting Mode 2 (D1 and D0), the signal from MONOUT is selectable. The alternatives are OFF, CDS output, PGA output or REFIN/CCDIN output. The MONOUT pin gain is fixed to 0dB regardless of the gain control register setting when the CDS output is selected. The MONOUT level becomes V_{COM} at zero reference level. The signals are output in reverse for the CCD input

Polarity Inversion

The following input polarities can be inverted by register setting:

- ADCLK (A/D converter sampling clock, Mode 1 register D6)
- SHP and SHD (CDS sampling clock, Mode 2 register D3 and D2)
- BLK, OBP, CCDCLP and ADCLP (Mode 2 register D3 and D2)

Data Output Clock

The ADCK input or the OUTCK input is selectable as an ADC data output clock.

Serial Interface Circuit

The internal registers of the Ai4100 are controlled by a 3-wire serial interface. The data is a 16-bit length serial data that consists of a 2-bit operation code, 4 bits address and 10bits data. Each bit is fetched at the rising edge of the CSN input. Keep CSN to high when not access Ai4100. it is prohibited to write to a non-defined address. When a data length is below 16 bits, the data is not executed.

Registers

The Ai4100 has 10 bitsX7 registers that control the operations. All registers are write only, the serial registers are written by the serial interface.

R/W	Address				Register Name	Function Description
	A3	A2	A1	A0		
W	0	0	0	0	Mode 1	DOUT timing control/OUTCK polarity/ADCLK polarity/ADIN connection/ADC output/Black level reset/Power down
W	0	0	0	1	Mode 2	Clamp current/ADIN clamp/Clamp target/S/H, enable logic/Monitor selection
W	0	0	1	0	Mode 3 / CDS gain	CDS gain control/Black loop gain boost/Boost period
W	0	0	1	1	PGA gain	PGA gain
W	0	1	0	0	Black level	ADC code at black level (1 LSB step)

Register Map

Register Bit Assignment

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Mode 1										
Default	X	O	O	O	O	O	O	O	O	O
Functions										
DOUT timing control										
OUTCK polarity										
ADCLK polarity										
ADIN connection					-----					
Reserved										
ADC output										
Black level reset										
Power down										
Mode 2										
Default	X	X	O	O	O	O	O	O	O	O
Functions										
Clamp current										
ADIN clamp										
Clamp target					-----					
S/H, enable logic							-----			
Monitor selection									-----	
Mode 3										
Default	X	X	X	X	O	O	O	O	O	O
Functions										
CDS gain control					-----					
Black loop gain boost										
Boost period								-----		
PGA Gain										
Default	X	O	O	O	O	O	O	O	O	O
Functions										
PGA gain					-----					
Black Level										
Default	X	X	X	1	O	O	O	O	O	O
Functions										
Black level					-----					

Register Operations


	Control										Operations	
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
Mode 1												
DOUT timing control		0										DOUT synchronizes to ADCLK
		1										DOUT synchronizes to OUTCK
OUTCK polarity			0									DOUT changes at OUTCK rising edge
			1									DOUT changes at OUTCK falling edge
ADCLK polarity				0								Normal operation as timing chart
				1								ADCLK clock inversion
ADIN connection					0	0						ADIN function OFF
					0	1						ADIN signal to PGA
					1	X						ADIN signal to ADC
Reserved							0					Reserved
							1					Reserved
ADC output								0				Normal operation, ADC data output
								1				ADC output high-Z, or logic of STBY
Black level reset									0			Normal operation
									1			Black level reset, or logic of RESET
Power down										0		Normal operation
										1		Power down, or logic of STBY
Mode 2												
Clamp current			0									Normal clamp $\pm 50\mu\text{A}$
			1									Fast clamp $\pm 100\mu\text{A}$
ADIN clamp				0								Clamp operation active for ADIN
				1								No clamp for ADIN
Clamp target					0	0						Normal mode, clamp both REFIN and CCDIN
					0	1						Clamp REFIN only
					1	0						Clamp CCDIN only
					1	1						Clamp off
S/H, enable logic							0	0				Normal operation as timing chart
							0	1				S/H control polarity inversion
							1	0				Enable control polarity inversion
							1	1				Both of S/H and enable inversion
Monitor selection									0	0		Monitor off
									0	1		CDS signal to monitor
									1	0		PGA output monitor
									1	1		Output REFIN and CCDIN
Mode 3												
CDS gain control					0	0						CDS gain=0 dB
					0	1						CDS gain=6.02 dB
					1	0						CDS gain=12.04 dB
					1	1						CDS gain=-1.94 dB
Black loop gain boost							0					Boost control on
							1					Always high gain

	Control										Operations
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Boost period							0	0	0	0	Always low gain
							0	0	0	1	High gain for 1 OBP pulse
							0	0	1	0	High gain for 2 OBP pulse
							0	0	1	1	High gain for 3 OBP pulse
							0	1	0	0	High gain for 4 OBP pulse
							0	1	0	1	High gain for 5 OBP pulse
							0	1	1	0	High gain for 6 OBP pulse
							0	1	1	1	High gain for 7 OBP pulse


	Control										Decimal	HEX	PGA Gain (dB)
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0			
PGA gain	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	1	1	1	0.046
	0	0	0	0	0	0	0	0	1	0	2	2	0.093
	0	0	0	0	0	0	0	0	1	1	3	3	0.142
	0	0	0	0	0	0	0	1	0	0	4	4	0.187
	0	0	0	0	1	1	1	1	1	0	62	3E	2.915
	0	0	0	0	1	1	1	1	1	1	63	3F	2.962
	0	0	0	1	0	0	0	0	0	0	64	40	3.011
	0	0	0	1	0	0	0	0	0	1	65	41	3.056
	0	0	0	1	1	1	1	1	1	1	127	7F	5.972
	0	0	1	0	0	0	0	0	0	0	128	80	6.021
	0	0	1	0	0	0	0	0	0	1	129	81	6.058
	0	0	1	1	0	0	0	0	0	0	192	C0	9.031
	0	0	1	1	1	1	1	1	1	1	255	FF	11.994
	0	1	0	0	0	0	0	0	0	0	256	100	12.041
	0	1	0	0	0	0	0	0	0	1	257	101	12.087
	0	1	0	1	0	0	0	0	0	0	320	140	15.05
	0	1	0	1	1	1	1	1	1	1	383	17F	18.14
0	1	1	0	0	0	0	0	0	0	384	180	18.061	
0	1	1	0	0	0	0	0	0	1	385	181	18.108	
0	1	1	1	0	0	0	0	0	0	448	1C0	21.071	
0	1	1	1	1	1	1	1	1	0	510	1FE	23.987	
0	1	1	1	1	1	1	1	1	1	511	1FF	24.032	

	Operation, ADC Code										Black Code	
	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Decimal	HEX
Black level				0	0	0	0	0	0	0	Forbidden	Forbidden
				0	0	0	0	0	0	1	1	1
				0	0	0	1	1	1	1	15	F
				0	0	1	0	0	0	0	16	10
				0	0	1	0	0	0	1	17	11
				0	0	1	0	0	1	0	18	12
				0	0	1	0	0	1	1	19	13
				0	1	0	0	0	0	0	32	20
				1	0	0	0	0	0	0	64	40
				1	1	1	1	1	0	0	124	7C
				1	1	1	1	1	0	1	125	7D
				1	1	1	1	1	1	0	126	7E
			1	1	1	1	1	1	1	127	7F	


TIMING DIAGRAMS




AD Conversion Timing (at ADIN (ADC) Input Mode 1 Register D5=1)



ADC Direct Input Chart



ADCLK Inversion Chart



OUTCK Timing Chart

These figures are shown when the Mode 1 D8 bit is set to "1", and an external clock is input to the OUTCK pin. When setting D8 bit to "0", the ADCLK is used as OUTCK.

Note : At default condition in ADIN mode, data are sampled at the falling edge of the ADCK clock, and are output at the rising edge of the OUTCK clock. Set the ADCLK polarity register to "1" when the data are sampled and are output at the falling edge of the ADCK clock.


The diagram on the upper portion of this page shows the default timing and the lower left figure shows the inverted timing

Delay from data sampling to data output
 ADCLK normal : At Mode 1 register D6=0; 5.5 clk delay
 ADCLK inversion : At Mode 1 register D6=1; 6.0 clk delay

In ADIN input mode, the above mentioned register setting is available.

At ADIN (PGA) input Mode 1 register D5=0 and D4=1, digital data output is delayed by 2 clks.


ADCLK Clock Waveform



Control Interface Timing


($V_{SS} = 0V, T_a = 25^\circ C$)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		VDD	Conditions				
SCYC	SCK Clock Frequency	3.0V	-	-	-	10	MHz
SLO	SCK Clock Low Level Width	3.0V	-	40	-	-	ns
SHI	SCK Clock High Level Width	3.0V	-	40	-	-	ns
SSU	Data Setup Time Period	3.0V	-	20	-	-	ns
SH	Data Hold Time Period	3.0V	-	20	-	-	ns
SR	SCK, CSN Rising Time Period	3.0V	30% → 70%	-	-	6	ns
SF	SCK, CSN Falling Time Period	3.0V	70% → 30%	-	-	6	ns
SNUM	Number of Serial Data	3.0V	-	-	16	-	pcs




Serial I/F Timing Chart

Data Output Sequence



Pixel Data Readout Sequence (1) : Start of Conversion




Pixel Data Readout Sequence (2) : End of Conversion

Clock Timing Variations by Register Setting

Clock timing variations when it is inverted by register settings.

- No inversion


Mode 1 register D6=0, Mode 2 register D2=0; Default



Pulse Control (Default : No Inversion)

• ADCK inversion


Mode 1 register D6=1, Mode 2 register D2=0



Pulse Control (ADCLK Inversion)

• SHP & SHD inversion


Mode 1 register D6=0, Mode 2 register D2=1



Pulse Control (SHR & SHD Inversion)


• ADCLK, SHP & SHD inversion

Mode 1 register D6=1, Mode 2 register D2=1



Pulse Control (ADCLK, SHR & SHD Inversion)

APPLICATION CIRCUITS




Note : “**” Pin 18 can also connect to ground through a 4.7K resistor.

“***” The capacitor connecting to OBCAP pin may need adjustment depending on user application from 0.1uF to 1uF typically.

PKG DIMENSION

48-pin LQFP (7X7)



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	8.90	--	9.10
B	6.90	--	7.10
C	8.90	--	9.10
D	6.90	--	7.10
E	--	0.50	--
F	--	0.20	--
G	1.35	--	1.45
H	--	--	1.60
I	--	0.10	--
J	0.45	--	0.75
K	0.10	--	0.20
	0°	--	7°