

High-speed Buffer Amplifier for CCD Image Sensor

CXA3791EN

Description

The CXA3791EN is a high-speed buffer amplifier IC. (Applications: CCD image sensor output buffers, Digital still cameras, Camcorders, Other general buffers)

Features

- Power consumption: 22mW (typ.) (IDRV = 50μA (180kΩ when Vcc = 13V), ISF pin connected to GND, during no signal)
- Push-pull output
- High-speed response: $500V/\mu s$ (IDRV = $50\mu A$ ($180k\Omega$ when Vcc = 13V), CL = 20pF)
- Internal sink current mode for CCD with open source output (Settable by external resistance RISF)
- Enables to set the responsibility by changing the drive current by an external resistor

Structure

Bipolar silicon monolithic IC

Absolute Maximum Ratings

(Ta = 25°C)

 Supply voltage 	Vcc	16	V		
 Supply voltage 	IN	GND - 0.3 to Vcc + 0.3	V		
 Storage temperature 	Tstg	-65 to +150	°C		
 Allowable power dissipation 	Pd	0.22	W		
(when mounted on a two-layer board; $13mm \times 13mm$, t = 0.63mm)					


Recommended Operating Conditions

 Supply voltage 	Vcc	9.0 to 15.5	V
 Operating temperature 	Та	-20 to +75	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration

(Top View)



Pin Description and I/O Pin Equivalent Circuit

Pin No.	Symbol	I/O	Standard voltage level	Equivalent circuit	Description
2	GND	—	0V		GND.
5	Vcc	—	13V		Supply voltage input.
1	IN	I	CCD output voltage	Vcc $10 \times 10 \times$	Input.
6	ISF	I		Vcc 6 30k 30k 20k GND	External resistor connection for setting the sink current for CCD with open source output. Connect an external resistor between this pin and Vcc (Pin 5). Connect this pin to GND (Pin 2) when not using this function. * Set the resistance so that ISF current is 90µA or less.
3	OUT	0	≈IN	Vcc S50 GND	Output.
4	IDRV	I	_	Vcc 4 30k S20k GND	External resistor connection for setting the drive current. Connect an external resistor between this pin and Vcc (Pin5). * Set the resistance so that IDRV current is 90µA or less.


Electrical Characteristics

(Ta = 25°C, Vcc = 13V, R_{IDRV} = 180k Ω , ISF pin: connected to GND)

DC Characteristics

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit
Supply current	lcc	IN = 10V, RIDRV = $180k\Omega$	1.4	1.6	1.8	mA
Voltage gain	Vgain	*1 IN: 10Vdc $\Delta V = 1V$ GAIN = $\Delta OUT/\Delta V$	_	0.999	_	V/V
I/O offset voltage	VOFFSET	IN = 10V Voffset = OUT-IN	-100	_	100	mV
I/O voltage range	VRANGE	$R_{IDRV} = 78k\Omega$ $R_{IDRV} = 120k\Omega$ $R_{IDRV} = 180k\Omega$ $R_{IDRV} = 270k\Omega$	3.3 2.9 2.5 2.1		Vcc - 2.0 Vcc - 1.85 Vcc - 1.8 Vcc - 1.7	V
Input bias current	Ibias	IN = 10V, ISF = 0V	-15	-5	6	μA
Sync current	Isink	IN = 10V, RISF = $180k\Omega$	2.6	2.9	3.2	mA

*1 Voltage gain




SONY

AC Characteristics


 $(Ta = 25^{\circ}C, Vcc = 13V, IDRV = 50\mu A (180k\Omega when Vcc = 13V), ISF pin: connected to GND, RL = 15\Omega, CL = 20pF)$

Item	Symbol	Measurement conditions	Min.	Тур.	Max.	Unit
Bandwidth	GBW	IN = 50mVp-p	_	220	—	MHz
Rise time	Trise	*1 IN = 9.5 to 10.5V 10 to 90%	_	2.5	3.5	ns
Fall time	TFALL	*1 IN = 10.5 to 9.5V 10 to 90%	_	3.0	4.0	ns
I/O delay time	TDELAY	*1 IN = 9.5 to 10.5V @50%	0.9	1.0	2.0	ns

^{*1} Rise time, fall time and I/O delay time



Evaluation Circuit



Description of Operation

Current Settings

1. Output Drive Current

The small signal output impedance of the OUT pin (Pin 3) can be set by connecting the IDRV pin (Pin 4) to Vcc through a resistor. The inflow current to the IDRV pin is multiplied by 10 times inside the IC, and flows as the output stage idling current.

The IDRV pin has an internal 50k Ω resistor, so the inflow current to the IDRV pin can be calculated as follows.

$$\begin{split} \text{IDRV} &= (\text{Vcc} - \text{VBE} \times 2) / (\text{Ridrv} + 50 \text{k} \Omega) \\ &= (13 - 1.46) / (180 \text{k} \Omega + 50 \text{k} \Omega) \\ &= 50.2 \mu \text{A} \end{split}$$

Here, Vcc = 13V, VBE = 0.73V (typ.), and RIDRV = $180k\Omega$. The small signal output impedance at this time can be calculated as follows.

 $\begin{array}{l} {\sf Rout} = (26mV/(10 \times {\sf IiDRv}))/2 \\ = (26mV/502\mu A)/2 \\ = 26\Omega \end{array}$

2. Sink Current for CCD with open source output

The sink current of the IN pin (Pin 6) can be set by connecting the ISF pin (Pin 1) to Vcc through a resistor. This sink current can be used as the CCD output stage source follower drive current. The inflow current to the ISF pin is multiplied by 58 times inside the IC, and flows as the sink current. The ISF pin has an internal $50k\Omega$ resistor, so the inflow current to the ISF pin can be calculated as follows.

$$\begin{split} \text{IISF} &= (\text{VCC} - \text{VBE} \times 2) / (\text{RISF} + 50 \text{k} \Omega) \\ &= (13 - 1.46) / (180 \text{k} \Omega + 50 \text{k} \Omega) \\ &= 50.2 \mu \text{A} \end{split}$$

Here, Vcc = 13V, VBE = 0.73V (typ.), and RISF = $180k\Omega$. The sink current at this time can be calculated as follows.


 $lsink = 58 \times lsF$ = 2.9mA

Note) This IC operation depends on IDRV and ISF.

Set the external resistance so that IDRV and ISF current are $90 \mu A$ or less, referring to the table shown below.

[IDRV and ISF vs. external resistor]

Current (µA)	90	68	50	35	26	Unit
When Vcc = 15V	100	150	220	330	470	kΩ
When Vcc = 13V	78	120	180	270	390	kΩ




Example of Representative Characteristics


- 7 -


Operating temperature [°C]

Supply voltage [V]




Supply voltage [V]







Input bias current vs. Operating temperature



Sink current vs. Operating temperature





13.0 Supply voltage [V]

14.0

15.0


16.0

12.0

10.0

11.0







25

Operating temperature [°C]

50


75

100


-25

-50

0




Application Circuit 1 when using CCD with open source output



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Application Circuit 2 when using CCD with internal current source




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Notes on Operation

- ◆ Provide the widest GND pattern possible on the board.
- ♦ Use a 1000pF (recommended) and a 0.1µF (recommended) ceramic capacitors in parallel for the bypass capacitor connected between the power supply and GND, and connect them as close to the IC pins as possible.
- Load capacitance causes the input/output wiring response to worsen and results in noise. Use the shortest
 wiring layout possible, and shield it with GND.
- When the output pin (Pin 3) is shorted to either the power supply or GND, an overcurrent may flow to the output stage elements and damage them.
 When the input pin (Pin 1) is shorted to GND, an overcurrent may flow to the internal parasitic elements and damage them.

Package Outline

(Unit: mm)



A P - 2 0 0 0 - 6 S N D 2	Rev. ()

_

JEDEC CODE

LEAD PLATING SPECIFICATIONS	D PLATING SPEC	CIFICATIONS
-----------------------------	----------------	-------------

PACKAGE MASS

ITEM	SPEC.
LEAD MATERIAL	COPPER ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18µm

0.003g