

SPT7824

10-BIT, 40 MSPS, TTL OUTPUT A/D CONVERTER

FEATURES

- Monolithic 40 MSPS Converter
- On-Chip Track/Hold
- Bipolar ±2.0 V Analog Input
- 57 dB SNR @ 3.58 MHz Input
- Low Power (1.0 W Typical)
- 5 pF Input Capacitance
- TTL Outputs

APPLICATIONS

- Medical Imaging
- · Professional Video
- · Radar Receivers
- Instrumentation
- Electronic Warfare
- Digital Communications

GENERAL DESCRIPTION


The SPT7824 A/D converter is a 10-bit monolithic converter capable of word rates a minimum of 40 MSPS. On board track/hold function assures excellent dynamic performance without the need for external components. Drive requirement problems are minimized with an input capacitance of only 5 pF.

Inputs and outputs are TTL compatible to interface with TTL logic systems. An overrange output signal is provided to

indicate overflow conditions. Output data format is straight binary. Power dissipation is very low at only 1.0 watt with power supply voltages of +5.0 and -5.2 volts. The SPT7824 also provides a wide input voltage swing of ± 2.0 volts.

The SPT7824 is available in 28-lead ceramic sidebrazed DIP, PDIP and SOIC packages over the commercial, industrial and military temperature ranges. Consult the factory for availability of die and /833 versions.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) 25 °C

Supply Voltages		Output	
V _{CC}	+6 V	Digital Outputs	+30 to -30 mA
V _{EE}	6 V		
		Temperature	
Input Voltages		Operating Temperature	55 to +125 °C
Analog Input	V _{FB} ≤V _{IN} ≤V _{FT}	Junction Temperature ¹	+175 °C
V _{FT} , V _{FB}	+3.0 V, -3.0 V	Lead Temperature, (soldering 10 s	econds) +300 °C
Reference Ladder Current	12 mA	Storage Temperature	65 to +150 °C
CLK Input	Vcc	· ·	

Note: 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

ELECTRICAL SPECIFICATIONS

 $T_{A} = T_{MIN} - T_{MAX}, V_{CC} = +5.0 \text{ V}, V_{EE} = -5.2 \text{ V}, DV_{CC} = +5.0 \text{ V}, V_{IN} = \pm2.0 \text{ V}, V_{SB} = -2.0 \text{ V}, V_{ST} = +2.0 \text{ V}, f_{CLK} = 40 \text{ MHz}, 50\% \text{ clock duty cycle, unless otherwise specified.}$

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	SPT7824 <i>E</i> TYP	MAX	MIN	SPT7824 TYP	1B MAX	UNITS
Resolution			10			10			Bits
DC Accuracy (+25 °C) Integral Nonlinearity Differential Nonlinearity No Missing Codes	±Full Scale 100 kHz Sample Rate	V V VI	G	±1.0 ±0.5 Suarantee	d	G	±1.5 ±0.75 uarantee	ed	LSB LSB
Analog Input Input Voltage Range Input Bias Current Input Bias Current Input Resistance Input Resistance Input Capacitance Input Bandwidth +FS Error -FS Error	f _{CLK} =1 MHz V _{IN} =0 V T _A =-55 to +125 °C T _A =-55 to +125 °C 3 dB Small Signal	> VI IV VI VV V	100 75	±2.0 30 300 300 5 120 ±2.0 ±2.0	60 75	30 100 75	±2.0 300 300 5 120 ±2.0 ±2.0	60 75	V μA μA kΩ kΩ pF MHz LSB LSB
Reference Input Reference Ladder Resistance Reference Ladder Tempco	f _{CLK} =1 MHz	VI V	500	800 0.8		500	800 0.8		Ω Ω/°C
Timing Characteristics Maximum Conversion Rate Overvoltage Recovery Time Pipeline Delay (Latency) Output Delay Aperture Delay Time Aperture Jitter Time Acquisition Time	T _A =+25 °C T _A =+25 °C T _A =+25 °C T _A =+25 °C	>I >> >> >> >>	40	20 14 1 5 12	1 18	40 14	20 1 5 12	1 18	MHz ns Clock Cycle ns ns ps-RMS ns
Dynamic Performance Effective Number of Bits f _{IN} =1 MHz f _{IN} =3.58 MHz f _{IN} =10.0 MHz				8.7 8.7 7.3			8.2 8.2 6.9		Bits Bits Bits

Typical thermal impedances (unsoldered, in free air): 28L sidebrazed DIP: θ_{ja} = 50 °C/W, 28L plastic DIP: θ_{ja} = 50°C/W, 28L SOIC: θ_{ja} = 100 °C/W.

ELECTRICAL SPECIFICATIONS

 $T_{A} = T_{MIN} - T_{MAX}, V_{CC} = +5.0 \text{ V}, V_{EE} = -5.2 \text{ V}, DV_{CC} = +5.0 \text{ V}, V_{IN} = \pm2.0 \text{ V}, V_{SB} = -2.0 \text{ V}, V_{ST} = +2.0 \text{ V}, f_{CLK} = 40 \text{ MHz}, 50\% \text{ clock duty cycle unless otherwise specified.}$

	TEST	TEST		SPT7824 <i>A</i>	<u> </u>		SPT7824	 R	
PARAMETERS	CONDITIONS	LEVEL	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Dynamic Performance Signal-To-Noise Ratio (without Harmonics)									
f _{IN} =1 MHz	T _A =+25 °C T _A =0 to +70, -25 to +85 °C	I IV	55 53	57 55		52 50	54 52		dB dB
f _{IN} =3.58 MHz	T _A =-55 to +125 °C* T _A =+25 °C T _A =0 to 70, -25 to +85 °C T _A =-55 to +125 °C*	IV I IV IV	49 55 53 49	51 57 55 51		46 52 50 46	48 54 52 48		dB dB dB dB
f _{IN} =10.0 MHz	T _A =+25 °C T _A =0 to 70, -25 to +85 °C T _A =-55 to +125 °C*	I IV IV	48 45 41	50 47 43		46 43 39	48 45 41		dB dB dB
Harmonic Distortion f _{IN} =1 MHz	T _A =+25 °C T _A =0 to 70, -25 to +85 °C	I IV	54 51	56 53		52 49	54 51		dB dB
f _{IN} =3.58 MHz	T _A =-55 to +125 °C* T _A =+25 °C T _A =0 to 70, -25 to +85 °C T _A =-55 to +125 °C*	IV I IV IV	50 54 51 50	52 56 53 52		48 52 49 48	50 54 51 50		dB dB dB dB
f _{IN} =10.0 MHz	T _A =+25 °C T _A =0 to 70, -25 to +85 °C T _A =-55 to +125 °C*	I IV IV	46 45 44	48 47 46		43 41 40	45 44 42		dB dB dB
Signal-to-Noise and Distortion f _{IN} =1 MHz	T _A =+25 °C T _A =0 to 70, -25 to +85 °C T _A =-55 to +125 °C*	I IV IV	52 49 48	54		49 46 45	51		dB dB dB
f _{IN} =3.58 MHz	T _A =+25 °C T _A =0 to 70, -25 to +85 °C T _A =-55 to +125 °C*	I IV IV	52 49 48	54		49 46 45	51		dB dB dB
f _{IN} =10.0 MHz	T_A =+25 °C T_A =0 to 70, -25 to +85 °C T_A =-55 to +125 °C*	I IV IV	44 43 40	46		41 40 37	43		dB dB dB
Spurious Free Dynamic Range Differential Phase Differential Gain	T _A =+25 °C, f _{IN} =1 MHz T _A =+25 °C, f _{IN} = 3.58 & 4.35 MHz T _A =+25 °C, f _{IN} = 3.58 & 4.35 MHz	V V V		67 0.2 0.5			67 0.2 0.7		dB Degree %
Digital Inputs Logic 1 Voltage Logic 0 Voltage	f _{CLK} =1 MHz	VI VI	2.4	_	4.5 0.8	2.4		4.5 0.8	V V
Maximum Input Current Low Maximum Input Current High Pulse Width Lligh (CLK)	T _A =+25 °C T _A =+25 °C	I I IV	0 0 10	+5 +5	+20 +20	0 0 10	+5 +5	+20 +20	μΑ μΑ ns
Pulse Width High (CLK) Digital Outputs	f _{CLK} =1 MHz	IV	10		300	10		300	ns
Logic "1" Voltage Logic "0" Voltage	ICLK-1 WIII2	VI VI	2.4		0.6	2.4		0.6	V V
Power Supply Requirements Voltages V _{CC} DV _{CC} -V _{EE}		IV IV IV	4.75 4.75 -4.95	5.0 -5.2	5.25 5.25 -5.45	4.75 4.75 -4.95	5.0 -5.2	5.25 5.25 -5.45	V V V
Currents I _{CC} DI _{CC} -I _{EE} Power Dissipation	T _A =+25 °C T _A =+25 °C T _A =+25 °C T _A =+25 °C			118 40 40 1.0	145 55 57 1.3		118 40 40 1.0	145 55 57 1.3	mA mA mA W
Power Supply Rejection *Temporature tested /993 only	+5 V ±0.25 V, -5.2 V ±0.25 V	V		1.0			1.0		LSB

^{*}Temperature tested /883 only.

TEST LEVEL CODES	TEST LEVEL	TEST PROCEDURE
All electrical characteristics are subject to the following conditions:	1	100% production tested at the specified temperature.
All parameters having min/max specifications	II	100% production tested at T_A = +25 °C, and sample tested at the specified temperatures.
are guaranteed. The Test Level column indi-	Ш	QA sample tested only at the specified temperatures.
cates the specific device testing actually per- formed during production and Quality Assur-	IV	Parameter is guaranteed (but not tested) by design and characterization data.
ance inspection. Any blank section in the data column indicates that the specification is not	V	Parameter is a typical value for information purposes only.

VI

100% production tested at T_A = +25 °C. Parameter is guaranteed over specified temperature range.

Figure 1A - Timing Diagram

tested at the specified condition.




Figure 1B - Single Event Clock







Table I - Timing Parameters


PARAMETERS	DESCRIPTION	MIN	TYP	MAX	UNITS
t _d	CLK to Data Valid Prop Delay	-	14	18	ns
t _{pwH}	CLK High Pulse Width	10	-	300	ns
t _{pwL}	CLK Low Pulse Width	10	-	-	ns


TYPICAL PERFORMANCE CHARACTERISTICS














TYPICAL INTERFACE CIRCUIT

The SPT7824 requires few external components to achieve the stated operation and performance. Figure 2 shows the typical interface requirements when using the SPT7824 in normal circuit operation. The following section provides a description of the pin functions and outlines critical performance criteria to consider for achieving the optimal device performance.

POWER SUPPLIES AND GROUNDING

The SPT7824 requires -5.2 V and +5 V analog supply voltages. The +5 V supply is common to analog V_{CC} and digital DV $_{CC}$. A ferrite bead in series with each supply line is intended to reduce the transient noise injected into the analog V_{CC} . These beads should be connected as closely as possible to the device. The connection between the beads and the SPT7824 should not be shared with any other device. Each power supply pin should be bypassed as closely as possible to the device. Use 0.1 μ F for V_{EE} and V_{CC} , and 0.01 μ F for DV $_{CC}$ (chip caps are preferred).


AGND and DGND are the two grounds available on the SPT7824. These two internal grounds are isolated on the device. The use of ground planes is recommended to achieve optimum device performance. DGND is needed for the DV $_{\rm CC}$ return path (40 mA typical) and for the return path for all digital output logic interfaces. AGND and DGND should be separated from each other and connected together only at the device through a ferrite bead.

A Schottky or hot carrier diode connected between AGND and V_{EE} is required. The use of separate power supplies between V_{CC} and DV_{CC} is not recommended due to potential power supply sequencing latch-up conditions. Using the recommended interface circuit shown in figure 2 will provide optimum device performance for the SPT7824.

Figure 2 - Typical Interface Circuit

7)


 $C8 = C9 = a \ 0.1 \ \mu F$ cap in parallel with a 4.7 μF cap.



VOLTAGE REFERENCE

The SPT7824 requires the use of two voltage references: V_{FT} and V_{FB}. V_{FT} is the force for the top of the voltage reference ladder (+2.5 V typ), V_{FB} (-2.5 V typ) is the force for the bottom of the voltage reference ladder. Both voltages are applied across an internal reference ladder resistance of 800 ohms. The +2.5 V voltage source for reference V_{FT} must be current limited to 20 mA maximum if a different driving circuit is used in place of the recommended reference circuit shown in figures 2 and 3. In addition, there are three reference ladder taps (V_{ST}, V_{RM} and V_{SB}). V_{ST} is the sense for the top of the reference ladder (+2.0 V), V_{RM} is the midpoint of the ladder (0.0 V typ) and V_{SB} is the sense for the bottom of the reference ladder (-2.0 V). The voltages seen at V_{ST} and V_{SB} are the true full scale input voltages of the device when V_{FT} and V_{FB} are driven to the recommended voltages (+2.5 V and -2.5 V typical respectively). These points should be used to monitor the actual full scale input voltage of the device and should not be driven to the expected ideal values as is commonly done with standard flash converters. When not being used, a decoupling capacitor of .01 uF (chip carrier preferred) connected to AGND from each tap is recommended to minimize high frequency noise injection.

Figure 3 - Analog Equivalent Input Circuit



An example of a reference driver circuit recommended is shown in figure 2. IC1 is REF-03, the +2.5 V reference with a tolerance of 0.6% or +/- 0.015 V. The potentiometer R1 is 10 k Ω and supports a minimum adjustable range of up to 150 mV. IC2 is recommended to be an OP-07 or equivalent device. R2 and R3 must be matched to within 0.1% with good TC tracking to maintain a 0.3 LSB matching between VFT and VFB. If 0.1% matching is not met, then potentiometer R4 can be used to adjust the VFB voltage to the desired level. VFT and VFB should be adjusted such that VST and VSB are exactly +2.0 V and -2.0 V respectively.

The analog input range will scale proportionally with respect to the reference voltage if a different input range is required. The maximum scaling factor for device operation is $\pm\,20\%$ of the recommended reference voltages of VFT and VFB. How-

ever, because the device is laser trimmed to optimize performance with ± 2.5 V references, the accuracy of the device will degrade if operated beyond a $\pm 2\%$ range.

The following errors are defined:

+FS error = top of ladder offset voltage = Δ (+FS -V_{ST}+1 LSB) -FS error = bottom of ladder offset voltage = Δ (-FS-V_{SB}-1 LSB) where the +FS (full scale) input voltage is defined as the output transition between 1-10 and 1-11 and the -FS input voltage is defined as the output transition between 0-00 and 0-01.

ANALOG INPUT

 V_{IN} is the analog input. The full scale input range will be 80% of the reference voltage or ± 2 V with V_{FB} =-2.5 V and V_{FT} =+2.5 V.


The drive requirements for the analog inputs are minimal when compared to conventional Flash converters due to the SPT7824's extremely low input capacitance of only 5 pF and very high input resistance of $300\,k\Omega.$ For example, for an input signal of $\pm2\,V$ p-p with an input frequency of 10 MHz, the peak output current required for the driving circuit is only 628 $\mu\text{A}.$

CLOCK INPUT

The SPT7824 is driven from a single-ended TTL input (CLK). The CLK pulse width (tpwH) must be kept between 10 ns and 300 ns to ensure proper operation of the internal track-and-hold amplifier. (See timing diagram.) When operating the SPT7824 at sampling rates above 3 MSPS, it is recommended that the clock input duty cycle be kept at 50% to optimize performance. (See figure 4.) The analog input signal is latched on the rising edge of the CLK.

The clock input must be driven from fast TTL logic ($V_{IH} \le 4.5 \text{ V}$, $T_{RISE} < 6 \text{ ns}$). In the event the clock is driven from a high current source, use a 100Ω resistor in series to current limit to approximately 45 mA.

Figure 4 - SNR vs Clock Duty Cycle



7

DIGITAL OUTPUTS

The format of the output data (D0-D9) is straight binary. (See table II.) The outputs are latched on the rising edge of CLK with a propagation delay of 14 ns (typ). There is a one clock cycle latency between CLK and the valid output data. (See timing diagram.)

Table II - Output Data Information

ANALOG INPUT	OVERRANGE D10	OUTPUT CODE D9-DO
>+2.0 V + 1/2 LSB	1	11 1111 1111
+2.0 V -1 LSB	0	11 1111 111Ø
0.0 V	0	ØØ ØØØØ ØØØØ
-2.0 V +1 LSB	0	00 0000 000Ø
<-2.0 V	0	00 0000 0000

(Ø indicates the flickering bit between logic 0 and 1).

The rise times and fall times of the digital outputs are not symmetrical. The propagation delay of the rise time is typically 14 ns and the fall time is typically 6 ns. (See figure 5.) The nonsymmetrical rise and fall times create approximately 8 ns of invalid data.


OVERRANGE OUTPUT

The OVERRANGE OUTPUT (D10) is an indication that the analog input signal has exceeded the positive full scale input voltage by 1 LSB. When this condition occurs, D10 will switch to logic 1. All other data outputs (D0 to D9) will remain at logic 1 as long as D10 remains at logic 1. This feature makes it possible to include the SPT7824 into higher resolution systems.

EVALUATION BOARD


The EB7824 Evaluation Board is available to aid designers in demonstrating the full performance of the SPT7824. This board includes a reference circuit, clock driver circuit, output data latches and an on-board reconstruction of the digital data. An application note describing the operation of this board as well as information on the testing of the SPT7824 is also available. Contact the factory for price and availability.

Figure 5 - Digital Output Characteristics




PACKAGE OUTLINES

28-Lead Sidebrazed



	INCHES		MILLIME	TERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.077	0.093	1.96	2.36
В	0.016	0.020	0.41	0.51
С	0.095	0.105	2.41	2.67
D		.050 typ	0.00	1.27
Е	0.040	0.060	1.02	1.52
F	0.215	0.235	5.46	5.97
G	1.388	1.412	35.26	35.86
Н	0.585	0.605	14.86	15.37
- 1	0.009	0.012	0.23	0.30
J	0.600	0.620	15.24	15.75


28-Lead Plastic DIP




	INCHE	ES	TERS	
SYMBOL	MIN	MAX	MIN	MAX
Α		0.200		5.08
В	0.120	0.135	3.05	3.43
С		0.020		0.51
D		0.100		2.54
Е		0.067		1.70
F		0.013		0.33
G	0.170	0.180	4.32	4.57
Н		0.622		15.80
i		0.555		14.10
J		1.460		37.08
K		0.085		2.16

PACKAGE OUTLINES


28-Lead SOIC



	INCHES MILLIME		TERS	
SYMBOL	MIN	MAX	MIN	MAX
Α	0.696	0.712	17.68	18.08
В	0.004	0.012	0.10	0.30
С		.050 typ	0.00	1.27
D	0.014	0.019	0.36	0.48
Е	0.009	0.012	0.23	0.30
F	0.080	0.100	2.03	2.54
G	0.016	0.050	0.41	1.27
Н	0.394	0.419	10.01	10.64
Ī	0.291	0.299	7.39	7.59



PIN ASSIGNMENTS



PIN FUNCTIONS

Name	Function
DGND	Digital Ground
D0-D9	TTL Outputs (D0=LSB)
D10	TTL Output Overrange
CLK	Clock
VEE	-5.2 V Supply (Analog)
AGND	Analog Ground
Vcc	+5.0 V Supply (Analog)
V _{IN}	Analog Input
DV _{CC}	Digital +5.0 V Supply
V _{RM}	Middle of Voltage Reference Ladder
V _{FT}	Force for Top of Reference Ladder
V _{ST}	Sense for Top of Reference Ladder
V _{FB}	Force for Bottom of Reference Ladder
V _{SB}	Sense for Bottom of Reference Ladder

ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE TYPE	
SPT7824AIJ	-25 to +85 °C	28L Sidebrazed DIP	
SPT7824BIJ	-25 to +85 °C	28L Sidebrazed DIP	
SPT7824ACN	0 to +70 °C	28L Plastic DIP	
SPT7824BCN	0 to +70 °C	28L Plastic DIP	
SPT7824ACS	0 to +70 °C	28L SOIC	
SPT7824BCS	0 to +70 °C	28L SOIC	
SPT7824AMJ	-55 to +125 °C	28L Sidebrazed DIP	
SPT7824BMJ	-55 to +125 °C	28L Sidebrazed DIP	

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado

T: 970.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

