## Features

- Speech Circuit with Anti-clipping
- Tone-ringer Interface with DC/DC Converter
- Speaker Amplifier with Anti-distortion
- Power-supply Management (Regulated and Unregulated) and a Special Supply for Electret Microphone
- Voice Switch
- Interface for Answering Machine and Cordless Phone


## Applications

- Feature Phone
- Answering Machine
- Fax Machine
- Speaker Phone
- Cordless Phone


## Benefits

- No Piezoelectric Transducer Necessary for Tone Ringing
- Complete System Integration of Analog Signal Processing on One Chip
- Very Few External Components


## 1. Description

The programmable telephone audio processor U4091BM-R is a linear integrated circuit for use in feature phones, answering machines and fax machines. It contains the speech circuit, tone-ringer interface with DC/DC converter, sidetone equivalent and ear-protection rectifiers. The circuit is line-powered and contains all components necessary for signal amplification and adaptation to the line. The U4091BM-R can also be supplied via an external power supply. An integrated voice switch with loudspeaker amplifier enables hands-free or open-listening operation. With an anti-feedback function, acoustic feedback during open listening can be reduced significantly. The generated supply voltage is suitable for a wide range of peripheral circuits.

Programmable Telephone Audio
Processor

Figure 1-1. Block Diagram


Figure 1-2. Detailed Block Diagram

2. Pin Configuration

Figure 2-1. Pinning SSO44


Table 2-1. $\quad$ Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | RECIN | Receive amplifier input ${ }^{(1)}$ |
| 2 | TXACL | Time constant adjustment for transmit anti-clipping |
| 3 | MIC3 | Microphone input for hands-free operation |
| 4 | MIC2 | Input of symmetrical microphone amplifier with high common-mode rejection ratio |
| 5 | MIC1 | Input of symmetrical microphone amplifier with high common-mode rejection ratio |
| 6 | RECO2 | Output of the receive amplifier |
| 7 | RECO1 | Output of the receive amplifier, also used for sidetone network |
| 8 | IND | The internal equivalent inductance of the circuit is proportional to the value of the capacitor at this pin. A resistor connected to ground may be used to adjust the DC mask |
| 9 | VL | Positive supply-voltage input to the device in speech mode |
| 10 | SENSE | Input for sensing the available line current |
| 11 | GND | Ground, reference point for DC and AC signals |
| 12 | VB | Unstabilized supply voltage for speech network |
| 13 | SAO2 | Negative output of speaker amplifier (push-pull only) |
| 14 | SAO1 | Positive output of speaker amplifier (single-ended and push-pull operation) |
| 15 | VMPS | Unregulated supply voltage for the microcontroller (via series regulator to VMP) |
| 16 | VMP | Regulated output voltage for supplying the microcontroller (typically 3.3V/6 mA in speech mode) |
| 17 | VMIC | Reference node for microphone amplifier, supply for electret microphones |
| 18 | TSACL | Time constant for speaker amplifier anti-clipping |
| 19 | VRING | Input for ringer supply |
| 20 | IMPA | Input for adjusting the ringer input impedance |
| 21 | COSC | $70-\mathrm{kHz}$ oscillator for ringing power converter |
| 22 | SWOUT | Output for driving the external switch resistor |
| 23 | INT | Interrupt line for serial bus |
| 24 | SCL | Clock input for serial bus |
| 25 | SDA | Data line for serial bus |
| 26 | OSCIN | Input for 3.58-MHz oscillator |
| 27 | RESET | Reset output for the microcontroller |
| 28 | OSCOUT | Clock output for the microcontroller |
| 29 | ES | Input for external supply indication |
| 30 | ADIN | Input of A/D converter |
| 31 | BNMR | Output of background-noise monitor receive |
| 32 | BNMT | Output of background-noise monitor transmit |
| 33 | CT | Time constant for mode switching of voice switch |
| 34 | TLDR | Time constant of receive-level detector |
| 35 | INLDR | Input of receive-level detector |
| 36 | INLDT | Input of transmit-level detector |
| 37 | TLDT | Time constant of transmit-level detector |
| 38 | IMPSW | Switch for additional line impedance |
| 39 | MICO | Microphone preamplifier output |

Note: 1. The protection device at pin RECIN is disconnected.

Table 2-1. $\quad$ Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 40 | AMPB | Input for playback signal of answering machine |
| 41 | AMREC | Output for recording signal of answering machine |
| 42 | STO | Output for connecting the sidetone network |
| 43 | STC | Input for sidetone network |
| 44 | STRC | Input for sidetone network |

Note: 1. The protection device at pin RECIN is disconnected.

## 3. DC Line Interface and Supply-voltage Generation

The DC line interface consists of an electronic inductance and a dual-port output stage which charges the capacitors at VMPS and VB. The value of the equivalent inductance is given by:
$\mathrm{L}=\frac{2 \times \mathrm{R}_{\mathrm{SENSE}} \times \mathrm{C}_{\mathrm{IND}} \times\left(\mathrm{R}_{\mathrm{DC}} \times \mathrm{R}_{30}\right)}{\left(\mathrm{R}_{\mathrm{DC}}+\mathrm{R}_{30}\right)}$
The U4091BM-R contains two identical series regulators which provide a supply voltage VMP of 3.3V suitable for a microprocessor. In speech mode, both regulators are active because VMPS and VB are charged simultaneously by the DC line interface. The output current is 6 mA . The capacitor at VMPS is used to provide the microcomputer with sufficient power during long line interruptions. Thus, long flash pulses can be bridged or an LCD display can be turned on for more than 2 seconds after going on-hook. When the system is in ringing mode, VB is charged by the on-chip ringing power converter. In this mode, only one regulator is used to supply VMP with maximum 3 mA .

## 4. Supply Structure of the Chip

A main benefit of the U4091BM is the easy implementation of various applications due to the flexible system structure of the chip.

Possible applications:

- Group listening phone
- Hands-free phone
- Phones which feature ringing with the built-in speaker amplifier
- Answering machine with external supply

The special supply topology for the various functional blocks is shown in Figure 4-1 on page 7.
There are four major supply states:

1. Speech condition

In speech condition, the system is supplied by the line current. If the LIDET block detects a line voltage above approximately 2 V , the internal signal VLON is activated. This is detected via the serial bus, all the blocks which are needed have to be switched on via the serial bus.
For line voltages below 2 V , the switches remain in quiescent state as shown in the diagram.
2. Power down (pulse dialing)

When the chip is in power-down mode (bit LOMAKE), for example, during pulse dialing, all internal blocks are disabled via the serial bus. In this condition, the voltage regulators and their internal band gap are the only active blocks.
3. Ringing

During ringing, the supply for the system is fed into VB via the Ringing Power Converter (RPC). Normally, the speaker amplifier in single-ended mode is used for ringing. The frequency for the melody is generated by the DTMF/Melody generator.
4. External supply

In an answering machine, the chip is powered by an external supply via pin VB. The answering machine connections can be directly made to U4091BM-R. The answering machine is connected to the pin AMREC. For the output AMREC, an AGC function is selectable via the serial bus. The output of the answering machine will be connected to the pin AMPB, which is directly connected to the switching matrix. This enables the signal to be switched to every desired output.

Figure 4-1. Supply Generator


## 5. Ringing Power Converter (RPC)

The RPC transforms the input power at VRING (high voltage/low current) into an equivalent output power at VB (low voltage/high current) which is capable of driving the low-ohmic loudspeaker. The input impedance at VRING is adjustable from $3 \mathrm{k} \Omega$ to $12 \mathrm{k} \Omega$ by $\mathrm{R}_{\text {IMPA }}$ $\left(Z_{\text {RING }}=R_{\text {IMPA }} / 100\right)$ and the efficiency of the step-down converter is approximately $65 \%$.

## 6. Ringing Frequency Detector (RFD)

The U4091BM-R provides an output signal for the microcontroller. This output signal is always double the value of the input signal (ringing frequency). It is generated by a current comparator with hysteresis. The levels for the on-threshold are programmable in 16 steps, the off-level is fixed. Every change of the comparator output generates a high level at the interrupt output INT. The information can then be read out by means of a serial bus with either normal or fast read mode. The block RFD is always enabled.

Table 6-1. Threshold Level

| RINGTH[0:3] | $\mathbf{V}_{\text {RING }}$ |
| :---: | :---: |
| 0 | 7 V |
| 15 | 22 V |
| Step | 1 V |

## 7. Clock Output Divider Adjustment

The pin OSCOUT is a clock output which is derived from the crystal oscillator. It can be used to drive a microcontroller or another remote component and thereby reduces the number of crystals required. The oscillator frequency can be divided by $1,8,16$, or 32 . During power-on reset, the divider will be reset to 1 until it is changed by setting the serial bus.

Table 7-1. Clock Output

| CLK[0:1] | Divider | Frequency |
| :---: | :---: | :---: |
| 0 | 1 | 3.58 MHz |
| 1 | 8 | 447 kHz |
| 2 | 16 | 224 kHz |
| 3 | 32 | 112 kHz |

## 8. Serial Bus Interface

The circuit is controlled by an external microcontroller through the serial bus.
The serial bus is a bi-directional system consisting of a single-directional clock line (SCL) which is always driven by the microcontroller, and a bi-directional data-signal line. It is driven by the microcontroller as well as by the U4091BM-R (see Figure 20-1 on page 37).

The serial bus requires external pull-up resistors as only pull-down transistors (pin SDA) are integrated.

### 8.1 WRITE

The data is a 12-bit word:
A0-A3: address of the destination register (0 to 15)
D0-D7: content of the register
The data line must be stable when the clock is high. Data must be shifted serially. After 12 clock periods, the write indication is sent. Then, the transfer to the destination register is (internally) generated by a strobe signal transition of the data line when the clock is high.

### 8.2 READ

There is a normal and a fast-read cycle.
In the normal read cycle, the microcontroller sends a 4-bit address followed by the read indicator, then an 8 -bit word is read out. The U4091BM-R drives the data line.

The fast read cycle is indicated by a strobe signal. With the following two clocks the U4091BM-R reads out the status bits RFDO and LIDET which indicate that a ringing signal or a line signal is present (see Figure 10-1 on page 11, Figure 10-2 on page 11 and Figure 10-3 on page 11).

## 9. DTMF Dialing

The DTMF generator sends a multi-frequency signal through the matrix to the line. The signal is the result of the sum of two frequencies and is internally filtered. The frequencies are chosen from a low and a high frequency group. The circuit conforms to the CEPT recommendation concerning DTMF option. Three different levels for the low level group and two different preemphasis ( 2.5 dB and 3.5 dB ) can be chosen by means of the serial bus (rec. T/CF 46-03).

Attention: In high gain mode, distortion can occur if AGATX is high and DC mask is low.

## 10. Melody and Confidence Tone Generation

Melody and confidence tone frequencies are given in Table 10-1.
The frequencies are provided at the DTMF input of the switch matrix. A sinusoidal wave, a square wave or a pulsed wave can be selected by the serial bus. A square signal means the output is high for half of the frequency cycle, and low for the other half. A pulsed signal means high impedance phases of $1 / 6$ of the period occur between the high and low phases.

Table 10-1. Status of Melody Generating

| Decimal | DTMFM[0:2] | Status |
| :---: | :---: | :--- |
| 0 | 000 | DTMF generator OFF |
| 1 | 001 | Confidence tone melody on (sine) |
| 2 | 010 | Ringer melody (pulse) |
| 3 | 011 | Ringer melody (square signal) |
| 4 | 100 | DTMF (mid level) |
| 5 | 101 | DTMF (low level) |
| 6 | 110 | DTMF (high level) |
| 7 | 111 | - |

Table 10-2. DTMF Frequencies

| Decimal | DTMFF[0:1] <br> in DTMF Mode | Frequency | Error (\%) |
| :---: | :---: | :---: | :---: |
| 0 | 00 | 697 | -0.007 |
| 1 | 01 | 770 | -0.156 |
| 2 | 10 | 852 | 0.032 |
| 3 | 11 | 941 | 0.316 |

Table 10-3. DTMF Frequencies

| Decimal | DTMFF[2:3] <br> in DTMF Mode | Frequency | Error (\%) |
| :---: | :---: | :---: | :---: |
| 0 | 00 | 1209 | -0.110 |
| 1 | 01 | 1336 | 0.123 |
| 2 | 10 | 1477 | -0.020 |
| 3 | 11 | 1633 | -0.182 |

Table 10-4. DTMFF4 in DTMF Mode

| Pre-emphasis Selection | Level |
| :---: | :---: |
| 0 | 2.5 dB |
| 1 | 3.5 dB |

Table 10-5. DTMF and Melody Frequencies

| Decimal | $\begin{gathered} \text { DTMFF } \\ {[0: 4]} \end{gathered}$ | $\begin{gathered} \mathrm{f} \\ (\mathrm{~Hz}) \end{gathered}$ | Tone/ Name | Error (\%) | DTMF <br> Freq. | DTMP Freq. | Key |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 00000 | 440.0 | $\mathrm{A}^{4}$ | -0.008 | 697 | 1209 | 1 |
| 1 | 00001 | 466.2 | A\# ${ }^{4}$ | -0.016 | 770 | 1209 | 4 |
| 2 | 00010 | 493.9 | $B^{4}$ | -0.003 | 852 | 1209 | 7 |
| 3 | 00011 | 523.2 | $\mathrm{C}^{4}$ | 0.014 | 941 | 1209 | * |
| 4 | 00100 | 554.4 | C\# ${ }^{4}$ | 0.018 | 697 | 1336 | 2 |
| 5 | 00101 | 587.3 | $\mathrm{D}^{4}$ | -0.023 | 770 | 1336 | 5 |
| 6 | 00110 | 622.3 | D\# ${ }^{4}$ | -0.129 | 852 | 1336 | 8 |
| 7 | 00111 | 659.3 | $\mathrm{E}^{4}$ | 0.106 | 941 | 1336 | 0 |
| 8 | 01000 | 698.5 | $\mathrm{F}^{4}$ | -0.216 | 697 | 1477 | 3 |
| 9 | 01001 | 740.0 | F\# ${ }^{4}$ | -0.222 | 770 | 1477 | 6 |
| 10 | 01010 | 784.0 | $\mathrm{G}^{4}$ | 0.126 | 852 | 1477 | 9 |
| 11 | 01011 | 830.0 | G\# ${ }^{4}$ | -0.169 | 941 | 1477 | \# |
| 12 | 01100 | 880.0 | $\mathrm{A}^{5}$ | 0.288 | 697 | 1633 | A |
| 13 | 01101 | 932.3 | A ${ }^{5}$ | -0.014 | 770 | 1633 | B |
| 14 | 01110 | 987.8 | $B^{5}$ | -0.004 | 852 | 1633 | C |
| 15 | 01111 | 1046.5 | $\mathrm{C}^{5}$ | -0.335 | 941 | 1633 | D |
| 16 | 10000 | 1108.7 | C\# ${ }^{5}$ | -0.355 | 697 | 1209 | 1 |
| 17 | 10001 | 1174.7 | $\mathrm{D}^{5}$ | -0.023 | 770 | 1209 | 4 |
| 18 | 10010 | 1244.5 | D\# ${ }^{5}$ | -0.129 | 852 | 1209 | 7 |
| 19 | 10011 | 1318.5 | $E^{5}$ | 0.106 | 941 | 1209 | * |
| 20 | 10100 | 1396.9 | $F^{5}$ | -0.214 | 697 | 1336 | 2 |
| 21 | 10101 | 1480.0 | F\# ${ }^{5}$ | -0.222 | 770 | 1336 | 5 |
| 22 | 10110 | 1568.0 | $\mathrm{G}^{5}$ | 0.126 | 852 | 1336 | 8 |
| 23 | 10111 | 1661.2 | G\# ${ }^{5}$ | -0.241 | 941 | 1336 | 0 |
| 24 | 11000 | 1760.0 | $\mathrm{A}^{6}$ | -0.302 | 697 | 1477 | 3 |
| 25 | 11001 | 1864.6 | $A \#^{6}$ | -0.014 | 770 | 1477 | 6 |
| 26 | 11010 | 1975.5 | $B^{6}$ | 0.665 | 852 | 1477 | 9 |
| 27 | 11011 | 2093.0 | $\mathrm{C}^{6}$ | 0.367 | 941 | 1477 | \# |
| 28 | 11100 | 2217.5 | $\mathrm{C} \#^{6}$ | 0.387 | 697 | 1633 | A |
| 29 | 11101 | 2349.3 | $\mathrm{D}^{6}$ | 0.771 | 770 | 1633 | B |
| 30 | 11110 | 2663.3 |  | --- | 852 | 1633 | C |
| 31 | 11111 | 2983.0 |  | --- | 941 | 1633 | D |

Figure 10-1. Write Cycle


Figure 10-2. Normal Read Cycle


Figure 10-3. Fast Read Cycle


Table 10-6. Names and Functions of the Serial Registers

| Register | Group | No. | Name | Description | Status |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R0 | Enables | ROB0 | ENRING | Enable ringer |  | 1 |
|  |  | R0B1 | ERX | Enable receive part | 0 |  |
|  |  | R0B2 | ETX | Enable transmit part | 0 |  |
|  |  | R0B3 | ENVM | Enable VM generator |  | 1 |
|  |  | ROB4 | ENMIC | Enable microphone | 0 |  |
|  |  | R0B5 | ENSTBAL | Enable sidetone | 0 |  |
|  |  | R0B6 | MUTE | Muting earpiece amplifier | 0 |  |
|  |  | R0B7 | ENRLT | Enable POR low threshold |  | 1 |
| R1 | Enables | R1B0 | ENSACL | Enable anti-clipping for speaker amplifier | 0 |  |
|  |  | R1B1 | ENSA | Enable speaker amplifier and AFS | 0 |  |
|  |  | R1B2 | ENSAO | Enable output stage speaker amplifier | 0 |  |
|  |  | R1B3 | ENAM | Enable answering machine connections | 0 |  |
|  |  | R1B4 | ENAGC | Enable AGC for answering machine | 0 |  |
|  |  | R1B5 | Reserved | - | 0 |  |
|  |  | R1B6 | Reserved | - | 0 |  |
|  |  | R1B7 | FOFFC | Speed up offset canceller | 0 |  |
| R2 | Matrix | R2B0 | 1101 | Switch on MIC/LTX | 0 |  |
|  |  | R2B1 | 1102 | Switch on MIC/SA | 0 |  |
|  |  | R2B2 | 1103 | Switch on MIC/EPO | 0 |  |
|  |  | R2B3 | 1104 | Switch on MIC/AMREC | 0 |  |
|  |  | R2B4 | 1105 | Switch on MIC/AGCI | 0 |  |
|  |  | R2B5 | 12 O 1 | Switch on DTMF/LTX | 0 |  |
|  |  | R2B6 | 12 O 2 | Switch on DTMF/SA | 0 |  |
|  |  | R2B7 | 12 O 3 | Switch on DTMF/EPO | 0 |  |
| R3 | Matrix | R3B0 | 12 O 4 | Switch on DTMF/AMREC | 0 |  |
|  |  | R3B1 | I 2 O 5 | Switch on DTMF/AGCI | 0 |  |
|  |  | R3B2 | 1301 | Switch on LRX/LTX | 0 |  |
|  |  | R3B3 | I3O2 | Switch on LRX/SA | 0 |  |
|  |  | R3B4 | 1303 | Switch on LRX/EPO | 0 |  |
|  |  | R3B5 | I3O4 | Switch on LRX/AMREC | 0 |  |
|  |  | R3B6 | 1305 | Switch on LRX/AGCI | 0 |  |
|  |  | R3B7 | 1401 | Switch on AMPB/LTX | 0 |  |

Table 10-6. $\quad$ Names and Functions of the Serial Registers (Continued)

| Register | Group | No. | Name | Description | Status |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R4 | Matrix | R4B0 | 1402 | Switch on AMPB/SA | 0 |  |
|  |  | R4B1 | 14 O 3 | Switch on AMPB/EPO | 0 |  |
|  |  | R4B2 | 1404 | Switch on AMPB/AMREC | 0 |  |
| R5 | AGATX <br> MICLIM | R4B3 | 14 O 5 | Switch on AMPB/AGCI | 0 |  |
|  |  | R4B4 | 1501 | Switch on AGCO/LTX | 0 |  |
|  |  | R4B5 | I5O2 | Switch on AGCO/SA | 0 |  |
|  |  | R4B6 | 1503 | Switch on AGCO/EPO | 0 |  |
|  |  | R4B7 | I5O4 | Switch on AGCO/AMREC | 0 |  |
|  |  | R5B0 | EAFS | Enable AFS block | 0 |  |
|  |  | R5B1 | AGATX0 | Gain transmit AGA LSB | 0 |  |
|  |  | R5B2 | AGATX1 | Gain transmit AGA | 0 |  |
|  |  | R5B3 | AGATX2 | Gain transmit AGA MSB | 0 |  |
|  |  | R5B4 | MICHF | Select RF-microphone input | 0 |  |
|  |  | R5B5 | DBM5 | Maximum transmit level for anti-clipping | 0 |  |
|  |  | R5B6 | MIC0 | Gain microphone amplifier LSB | 0 |  |
|  |  | R5B7 | MIC1 | Gain microphone amplifier MSB | 0 |  |
| R6 | Shut down Sidetone | R6B0 | SD | Shut down | 0 |  |
|  |  | R6B1 | Reserved | - | 0 |  |
|  |  | R6B2 | SLO | Slope adjustment for sidetone LSB | 0 |  |
|  |  | R6B3 | SL1 | Slope adjustment for sidetone MSB | 0 |  |
|  |  | R6B4 | LFO | Low frequency adjustment for sidetone LSB | 0 |  |
|  |  | R6B5 | LF1 | Low frequency adjustment for sidetone | 0 |  |
|  |  | R6B6 | LF2 | Low frequency adjustment for sidetone | 0 |  |
|  |  | R6B7 | LF3 | Low frequency adjustment for sidetone MSB | 0 |  |
| R7 | Sidetone AGARX | R7B0 | P0 | Pole adjustment for sidetone LSB | 0 |  |
|  |  | R7B1 | P1 | Pole adjustment for sidetone | 0 |  |
|  |  | R7B2 | P2 | Pole adjustment for sidetone | 0 |  |
|  |  | R7B3 | P3 | Pole adjustment for sidetone | 0 |  |
|  |  | R7B4 | P4 | Pole adjustment for sidetone MSB | 0 |  |
|  |  | R7B5 | AGARX0 | Gain receive AGC LSB | 0 |  |
|  |  | R7B6 | AGARX1 | Gain receive AGC | 0 |  |
|  |  | R7B7 | AGARX2 | Gain receive AGC MSB | 0 |  |
| R8 | EARA <br> Line impedance | R8B0 | EAO | Gain earpiece amplifier LSB | 0 |  |
|  |  | R8B1 | EA1 | Gain earpiece amplifier | 0 |  |
|  |  | R8B2 | EA2 | Gain earpiece amplifier | 0 |  |
|  |  | R8B3 | EA3 | Gain earpiece amplifier | 0 |  |
|  |  | R8B4 | EA4 | Gain earpiece amplifier MSB | 0 |  |
|  |  | R8B5 | IMPH | Line impedance selection ( $1=1 \mathrm{k} \Omega$ ) | 0 |  |
|  |  | R8B6 | LOMAKE | Short circuit during pulse dialing | 0 |  |
|  |  | R8B7 | AIMP | Switch for additional external line impedance | 0 |  |

Table 10-6. Names and Functions of the Serial Registers (Continued)

| Register | Group | No. | Name | Description | Status |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R9 | AFS | R9B0 | AFS0 | AFS gain adjustment LSB | 0 |  |
|  |  | R9B1 | AFS1 | AFS gain adjustment | 0 |  |
|  |  | R9B2 | AFS2 | AFS gain adjustment | 0 |  |
|  |  | R9B3 | AFS3 | AFS gain adjustment | 0 |  |
|  |  | R9B4 | AFS4 | AFS gain adjustment | 0 |  |
|  |  | R9B5 | AFS5 | AFS gain adjustment MSB | 0 |  |
|  |  | R9B6 | AFS4PS | Enable 4-point sensing | 0 |  |
|  |  | R9B7 | Reserved | - | 0 |  |
| R10 | SA | R10B0 | SAO | Gain speaker amplifier LSB | 0 |  |
|  |  | R10B1 | SA1 | Gain speaker amplifier | 0 |  |
|  |  | R10B2 | SA2 | Gain speaker amplifier | 0 |  |
|  |  | R10B3 | SA3 | Gain speaker amplifier | 0 |  |
|  |  | R10B4 | SA4 | Gain speaker amplifier MSB | 0 |  |
|  |  | R10B5 | SE | Speaker amplifier single-ended mode | 0 |  |
|  |  | R10B6 | LSCUR0 | Speaker amplifier charge-current adjustment LSB | 0 |  |
|  |  | R10B7 | LSCUR1 | Speaker amplifier charge-current adjustment MSB | 0 |  |
| R11 | ADC | R11B0 | ADC0 | Input selection ADC | 0 |  |
|  |  | R11B1 | ADC1 | Input selection ADC | 0 |  |
|  |  | R11B2 | ADC2 | Input selection ADC | 0 |  |
|  |  | R11B3 | ADC3 | Input selection ADC | 0 |  |
|  |  | R11B4 | NWT | Network tuning | 0 |  |
|  |  | R11B5 | SOC | Start of ADC conversion | 0 |  |
|  |  | R11B6 | ADCR | Selection of ADC range | 0 |  |
|  |  | R11B7 | MSKIT | Mask for interrupt bits | 0 |  |
| R12 | DTMF | R12B0 | DTMFF0 | DTMF frequency selection | 0 |  |
|  |  | R12B1 | DTMFF1 | DTMF frequency selection | 0 |  |
|  |  | R12B2 | DTMFF2 | DTMF frequency selection | 0 |  |
|  |  | R12B3 | DTMFF3 | DTMF frequency selection | 0 |  |
|  |  | R12B4 | DTMFF4 | DTMF frequency selection | 0 |  |
|  |  | R12B5 | DTMFM0 | Generator mode selection | 0 |  |
|  |  | R12B6 | DTMFM1 | Generator mode selection | 0 |  |
|  |  | R12B7 | DTMFM2 | Generator mode selection | 0 |  |
| R13 | CLK <br> RTH <br> TM | R13B0 | CLKO | Selection clock frequency for microcontroller | 0 |  |
|  |  | R13B1 | CLK1 | Selection clock frequency for microcontroller | 0 |  |
|  |  | R13B2 | RTH0 | Ringer threshold adjustment LSB | 0 |  |
|  |  | R13B3 | RTH1 | Ringer threshold adjustment | 0 |  |
|  |  | R13B4 | RTH2 | Ringer threshold adjustment | 0 |  |
|  |  | R13B5 | RTH3 | Ringer threshold adjustment MSB | 0 |  |
|  |  | R13B6 | TME0 | Test mode enable (low active) | 0 |  |
|  |  | R13B7 | TME1 | Test mode enable (high active) | 0 |  |

Table 10-6. $\quad$ Names and Functions of the Serial Registers (Continued)

| Register | Group | No. | Name | Description | Status |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R14 | TM CLOR | R14B0 | TME2 | Test mode enable (high active) | 0 |  |
|  |  | R14B1 | TME3 | Test mode enable (low active) | 0 |  |
|  |  | R14B2 | Reserved | - | 0 |  |
|  |  | R14B3 | CLOR0 | Adjustment for calculated receive log amp LSB | 0 |  |
|  |  | R14B4 | CLOR1 | Adjustment for calculated receive log amp | 0 |  |
|  |  | R14B5 | CLOR2 | Adjustment for calculated receive log amp | 0 |  |
|  |  | R14B6 | CLOR3 | Adjustment for calculated receive log amp | 0 |  |
|  |  | R14B7 | CLOR4 | Adjustment for calculated receive log amp MSB | 0 |  |
| R15 | CLOT | R15B0 | Reserved | - | 0 |  |
|  |  | R15B1 | Reserved | - | 0 |  |
|  |  | R15B2 | Reserved | - | 0 |  |
|  |  | R15B3 | CLOTO | Adjustment for calculated transmit log amp LSB | 0 |  |
|  |  | R15B4 | CLOT1 | Adjustment for calculated transmit log amp | 0 |  |
|  |  | R15B5 | CLOT2 | Adjustment for calculated transmit log amp | 0 |  |
|  |  | R15B6 | CLOT3 | Adjustment for calculated transmit log amp | 0 |  |
|  |  | R15B7 | CLOT4 | Adjustment for calculated transmit log amp MSB | 0 |  |

### 10.1 Power-on Reset

To avoid undefined states of the system when it is powered on, an internal reset clears the internal registers.
The system (U4091BM-R + microcontroller) is woken up by any of the following conditions:

- VMP > 2.75V and VB $>2.95 \mathrm{~V}$
- and line voltage (VL)
- or ringer (VRING)
- or external supply (ES)

The power-down of the circuit is caused by a shut-down sent by the serial bus ( $S D=1$ ), low-voltage reset, or by the watchdog function (see Figure 12-2 on page 17, Figure 12-3 on page 17 and Figure 12-4 on page 17).

## 11. Watchdog Function

To avoid the system operating the microcontroller in a fault state, the circuit provides a watchdog function. The watchdog has to be retriggered every second by triggering the serial bus (sending information to the IC or other remote components at the serial bus). If there has been no bus transmission for more than one second, the watchdog initiates a reset.

The watchdog provides a reset for the external microcontroller, but does not change the U4091BM-R's registers.

## 12. Acoustic Feedback Suppression

Acoustical feedback from the loudspeaker to the hands-free microphone may cause instability of the system. The U4091BM-R has a very efficient feedback-suppression circuit which offers a 4-point or (alternatively) a 2-point signal-sensing topology (see Figure 12-1).

Two attenuators (TXA and SAI) reduce the critical loop gain via the serial bus either in the transmit or in the receive path. The overall loop gain remains constant under all operating conditions.

The LOGs produce a logarithmically-compressed signal of the TX- and RX-envelope curve. The AFSCON block determines whether the TX or the RX signal has to be attenuated.

The voice-switch topology can be selected by the serial bus. In 2-point-sensing mode, AFSCON is controlled directly by the LOG outputs.

Figure 12-1. Basic System Configurations


Figure 12-2. Power-on Reset (Line)


Figure 12-3. Power-on Reset (Ringing)


Figure 12-4. Power-on Reset (Low Voltage Reset)


### 12.1 Dial-tone Detector

The dial-tone detector is a comparator with one side connected to the speaker amplifier input and the other to VM with a $35-\mathrm{mV}$ offset (see Figure $12-5$ on page 21). If the circuit is in idle mode, and the incoming signal is greater than $35 \mathrm{mV}(25 \mathrm{mV}$ rms $)$, the comparator's output will change thus disabling the receive idle mode. This circuit prevents the dial tone (which would be considered as continuous noise) from fading away as the circuit would have the tendency to switch to idle mode. By disabling the receive idle mode, the dial tone remains at the normally expected full level.

### 12.2 Background Noise Monitors

This circuit distinguishes speech (which consists of bursts) from background noise (a relatively constant signal level). There are two background-noise monitors, one for the receive path and the other for the transmit path. The receive background-noise monitor is operated on by the receive level detector, while the transmit background noise monitor is operated on by the transmit level detector (see Figure 12-6 on page 21). They monitor the background noise by storing a DC voltage representative of the respective noise levels in capacitors at CBNMR and CBNMT. The voltages at these pins have slow rise times (determined by the internal current source and an external capacitor), but fast decay times. If the signal at TLDR (or TLDT) changes slowly, the voltage at BNMR (or BNMT) will remain more positive than the voltage at the non-inverting input of the monitor's output comparator. When speech is present, the voltage at the non-inverting input of the comparator will rise more quickly than the voltage at the inverting input (due to the burst characteristic of speech), causing its output to change. This output is sensed by the modecontrol block.

### 12.3 4-point Sensing

In 4-point-sensing mode, the receive- and the transmit-sensing paths include additional CLOGs (calculated logarithmic amplifiers). The block MODECON compares the detector output signals and decides whether receive, transmit or idle mode has to be activated. Depending on the mode decision, MODECON generates a differential voltage to control AFSCON.

The MODECON block has seven inputs:

- The output of the transmit log (LOGT) - the comparison of LOGT, CLOGR
- The output of the receive clog (CLOGR) - designated I1
- The output of the transmit clog (CLOGT) - the comparison of CLOGT, LOGR
- The output of the receive log (LOGR) - designated I2
- The output of the transmit background-noise monitor (BNMT) - designated I3
- The output of the receive background-noise monitor (BNMR) - designated I4
- The output of the dial-tone detector

The differential output (AFST, AFSR) of the block MODECON controls AFSCON. The effect of I1-I4 in Table 12-1 on page 19.

Table 12-1. Mode Decision for Signal Sensing

| Input |  |  |  | Output |
| :---: | :---: | :---: | :---: | :---: |
| 11 | 12 | 13 | 14 | Mode |
| T | T | S | X | Transmit |
| T | R | Y | Y | Change mode |
| R | T | Y | Y | Change mode |
| R | R | X | S | Receive |
| T | T | N | X | Idle |
| T | R | N | N | Idle |
| R | T | N | N | Idle |
| R | R | X | N | Idle |

Note: $\quad \mathrm{X}=$ don't care; $\mathrm{Y}=\mathrm{I} 3$ and I 4 are not both noise.

| LOGT $>$ CLOGR | $11=T$ |
| :--- | :--- |
| LOGT < CLOGR | $11=R$ |
| LOGR $<$ CLOGT | $12=T$ |
| LOGR $>$ CLOGT | $12=R$ |
| BNMT detects speech | $13=S$ |
| BNMT detects noise | $13=N$ |
| BNMR detects speech | $14=\mathrm{S}$ |
| BNMR detects noise | $14=N$ |

### 12.4 Term Definitions

1. Transmit means the transmit attenuator is fully on, and the receive attenuator is at maximum attenuation.
2. Receive means the receive attenuator is fully on, and the transmit attenuator is at maximum attenuation.
3. In idle mode, the transmit and receive attenuator are at half of their maximum attenuation.

- Change mode means both the transmit and receive speech are present in approximately equal levels. The attenuators are quickly switched ( 30 ms ) to the opposite mode until one speech level dominates the other.
- Idle means speech has ceased in both transmit and receive paths. The attenuators are then slowly switched (1.5s) to idle mode.

4. Switching to full transmit or receive modes from the idle mode is done at a fast rate ( 30 ms ).

### 12.5 Summary of Truth Table

1. The circuit will switch to transmit mode if

- Both transmit level detectors sense higher signal levels than the respective receive level detectors, and
- The transmit background-noise monitor indicates the presence of speech

2. The circuit will switch to receive mode if

- Both receive level detectors sense higher signal levels than the respective transmit level detectors, and
- The receive background-noise monitor indicates the presence of speech

3. The circuit will switch to the reverse mode if

- The level detectors disagree on the relative strengths of the signal levels, and
- At least one of the background-noise monitors indicates speech

4. The circuit will switch to idle mode when

- Both speakers are quiet (no speech present), or
- When one speaker speech level is continuously overridden by noise at the other speaker's location
The time required to switch the circuit between transmit, receive and idle is determined by internal current sources and the capacitor at pin CT. A diagram of the CT circuitry is shown in Figure 12-7 on page 21. It operates as follows:
- CCT is typically $4.7 \mu \mathrm{~F}$.
- To switch to transmit mode, ITX is turned on (IRX is off), charging the external capacitor to -240 mV below VM. (An internal clamp prevents further charging of the capacitor.)
- To switch to receive mode, IRX is turned on (ITX is off), increasing the voltage on the capacitor to +240 mV with respect to VM.
- To switch to reverse mode, the current sources ITX, IRX are turned off, and the current source IFI is switched on, discharging the capacitor to VM.
- To switch to idle mode, the current sources ITX, IRX, IFI are turned off, and the current source ISI charges the capacitor to VM.

Figure 12-5. Dial Tone Detector


Figure 12-6. Background Noise Monitor


Figure 12-7. Generation of Control Voltage (CT) for Mode Switching


Figure 12-8. Block Diagram Hands-free Mode U4091BM-R 2-point Signal Sensing


Figure 12-9. Block Diagram Hands-free Mode U4091BM-R 4-point Signal Sensing


## 13. Analog-to-Digital Converter (ADC)

This circuit is a 7-bit successive-approximation analog-to-digital converter in switched capacitor technique. An internal band gap circuit generates a $1.25-\mathrm{V}$ reference voltage which is the equivalent of $1 \mathrm{MSB}(1 \mathrm{LSB}=19.5 \mathrm{mV})$. The possible input voltage at ADIN is 0 V to 2.48 V .

The ADC needs an SOC (Start Of Conversion) signal. In the High phase of the SOC signal, the ADC is reset. Then, $50 \mu \mathrm{~s}$ after the beginning of the Low phase of the SOC signal, the ADC generates an EOC (End Of Conversion) signal which indicates that the conversion is finished. The rising edge of EOC generates an interrupt at the INT output. The result can be read out by the serial bus.

Voltages higher than 2.45 V have to be divided. The signal connected to the ADC is determined by 4 bits: ADC0, ADC1, ADC2 and ADC3. TLDR/TLDT measuring is possible relative to a preceding reference measurement. The current range of IL can be doubled by ADCR. If ADCR is High, $S$ has the value 0.5 , otherwise $S=1$.
The source impedance at ADIN must be lower than $250 \mathrm{k} \Omega$
Accuracy: 1 LSB + 3\%
Figure 13-1. Timing of ADC


Figure 13-2. ADC Input Selection


Table 13-1. Input Selection ADC

| Decimal | ADC[1:4] | Symbol | Value |
| :---: | :---: | :---: | :---: |
| 0 | 0000 | OFF | - |
| 1 | 0001 | IL | $\mathrm{I}=\mathrm{S} \times 127 \mathrm{~mA} \times \mathrm{D} / 128$ |
| 2 | 0010 | ADIN extern | $\mathrm{V} 2=2.5 \mathrm{~V} \times \mathrm{D} / 128$ (maximum 2.5V) |
| 3 | 0011 | VB | $\mathrm{V} 3=(2.5 \mathrm{~V} / 0.4) \times \mathrm{D} / 128$ |
| 4 | 0100 | VMPS | $\mathrm{V} 4=(2.5 \mathrm{~V} / 0.4) \times \mathrm{D} / 128$ |
| 5 | 0101 | VMP | $\mathrm{V} 5=(2.5 \mathrm{~V} / 0.4) \times \mathrm{D} / 128$ |
| 6 | 0110 | TLDR | $\mathrm{V} 6=8 \times\left(\mathrm{V}_{\mathrm{p}}-\right.$ Ref $) \times \mathrm{D} / 128$ |
| 7 | 0111 | TLDT | $\mathrm{V} 7=8 \times\left(\mathrm{V}_{\mathrm{p}}-\right.$ Ref $) \times \mathrm{D} / 128$ |
| 8 | 1000 | Not used | - |
| 9 | 1001 | SAO1 | $\mathrm{V} 4=(2.5 \mathrm{~V} / 0.4) \times \mathrm{D} / 128$ |
| 10 | 1010 | Offcan1 | Atmel's internal use |
| 11 | 1011 | Offcan2 | - |
| 12 | 1100 | Offcan3 | - |
| 13 | 1101 | Not used | - |
| 14 | 1110 | Not used | - |
| 15 | 1111 | Not used | - |
| $\begin{aligned} & \mathrm{D}=\text { measured digital word }(0 \leq \mathrm{D} \leq 127) \\ & \mathrm{S}=\text { programmable gain } 0.5 \text { or } 1 \\ & \mathrm{~V}_{\mathrm{p}}=\text { peak value of the measured signal } \end{aligned}$ |  |  |  |

## 14. Switch Matrix

The switch matrix has 5 inputs and 5 outputs. Every pair of I/Os except AGCO and AGCIN can be connected. The inputs and outputs used must be enabled. If 2 or more inputs are switched to an output, the sum of the inputs is available at the output.
The inputs MIC and LRX have offset cancellers with a $3-\mathrm{dB}$ corner frequency of 270 Hz . AMPB has a $60-\mathrm{k} \Omega$ input impedance. The TXO output has a digitally-programmable gain stage with a gain of 2 dB to 9 dB (in 1 dB steps) depending on AGATX0 (LSB), AGATX1, AGATX2 (MSB), and a first order low-pass filter with 0.5 dB damping at 3300 Hz and 3 dB damping at 9450 Hz . The outputs RXLS, EPO and AMREC have a gain of 0 dB . The offset at the outputs of the matrix is less than 30 mV . If a switch is open, the path has a damping of more than 60 dB .

Figure 14-1. Switch Matrix Diagram


Table 14-1. Bits and Corresponding Switches

| Register | No. | Name | Description |
| :---: | :---: | :---: | :---: |
| R2 | R2B0 | 1101 | Switch on MIC/LTX |
|  | R2B1 | 1102 | Switch on MIC/RXLS |
|  | R2B2 | 1103 | Switch on MIC/EPO |
|  | R2B3 | 1104 | Switch on MIC/AMREC |
|  | R2B4 | 1105 | Switch on MIC/AGCI |
|  | R2B5 | 12 O 1 | Switch on DTMF/LTX |
|  | R2B6 | 12 O 2 | Switch on DTMF/RXLS |
|  | R2B7 | 12 O 3 | Switch on DTMF/EPO |
| R3 | R3B0 | 12 O 4 | Switch on DTMF/AMREC |
|  | R3B1 | 12 O 5 | Switch on DTMF/AGCI |
|  | R3B2 | 1301 | Switch on LRX/LTX |
|  | R3B3 | 1302 | Switch on LRX/RXLS |
|  | R3B4 | I3O3 | Switch on LRX/EPO |
|  | R3B5 | I3O4 | Switch on LRX/AMREC |
|  | R3B6 | 1305 | Switch on LRX/AGCI |
|  | R3B7 | 14 O 1 | Switch on AMPB/LTX |
| R4 | R4B0 | 14 O 2 | Switch on AMPB/RXLS |
|  | R4B1 | 14 O 3 | Switch on AMPB/EPO |
|  | R4B2 | 14 O 4 | Switch on AMPB/AMREC |
|  | R4B3 | 14 O 5 | Switch on AMPB/AGCI |
|  | R4B4 | 1501 | Switch on AGCO/LTX |
|  | R4B5 | 1502 | Switch on AGCO/RXLS |
|  | R4B6 | 1503 | Switch on AGCO/EPO |
|  | R4B7 | 1504 | Switch on AGCO/AMREC |

## 15. Sidetone System

Figure 15-1. Principle Circuit of Sidetone Balancing


The Sidetone Balancing (STB) has the task of reducing the cross-talk from LTX (microphone) to LRX (earpiece) in the frequency range of 0.3 kHz to 3.4 kHz . The LTX signal is converted into a current in the MOD block. This current is transformed into a voltage signal (LINE) by the line impedance ZL. The LINE signal is fed into the summing amplifier DIFF1 via capacitor CK and attenuator AMP1.

On the other hand the LTX buffered by STOAMP drives an external low-pass filter (RST, CST). The external low-pass filter and the internal STB have the transfer function drawn in the STB box. The amplified STB output signal drives the negative input of the summing block. If both signals at the DIFF1 block are equal in level and phase, we have good suppression of the LTX signal. In this condition, the frequency and phase response of the STB block will represent the frequency curve on line.

In real life, the line impedance ZL varies strongly for different users. To obtain good suppression with one application for all different line impedances, the STB function is programmable.

The 3 programmable parameters are

1. LF (gain at low frequency)

LF has 15 programming steps of 0.5 dB
$\mathrm{LF}(0)$ provides -2 dB gain, $\mathrm{LF}(15)$ provides 5.5 dB gain
STO_DIFF(LF) $=(-10 \mathrm{~dB}-2 \mathrm{~dB}+0.5 \mathrm{~dB} \times \mathrm{LF}+9 \mathrm{~dB}) \times$ LTX
2. P (the pole position of the low-pass)

The P adjustment has 31 steps. $\mathrm{P}(0)$ means the lowpass determined by the external application (RST, CST). The internally processed low-pass frequency is fixed by the following equation.
$f(P)=\frac{1}{2 \times \pi \times C S T \times R S T} \times 1.122^{P}$
3. SL (sidetone slope; the pole frequency of the high-pass)

The SL has 3 steps. $\mathrm{SL}(0)$ is a lower frequency of the high-pass. $\mathrm{SL}(3)$ is a higher frequency of the high-pass. SL can be used to influence the suppression at high frequencies.

Figure 15-2. Audio Frequency Signal Management U4091BM-R


## 16. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Line current | $\mathrm{I}_{\mathrm{L}}$ | 140 | mA |
| DC line voltage | $\mathrm{V}_{\mathrm{L}}$ | 12 | V |
| Maximum input current | $\mathrm{I}_{\mathrm{RING}}$ | 15 | mA |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature | $\mathrm{T}_{\mathrm{amb}}$ | -25 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Total power dissipation, $\mathrm{T}_{\mathrm{amb}}=60^{\circ} \mathrm{C}$ | $\mathrm{P}_{\mathrm{tot}}$ | 0.9 | W |

## 17. Thermal Resistance

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Junction ambient SSO44 | $\mathrm{R}_{\mathrm{thJA}}$ | 70 | K/W |

## 18. Electrical Characteristics

$f=1 \mathrm{kHz}, 0 \mathrm{dBm}=775 \mathrm{mV}_{\text {rms }}, \mathrm{IVMIC}=0.3 \mathrm{~mA}, \mathrm{IMP}=3 \mathrm{~mA}, R_{D C}=1.3 \mathrm{M} \Omega, T_{\text {amb }}=25^{\circ} \mathrm{C}, Z_{\text {ear }}=68 \mathrm{nF}+100 \Omega$
RLS $=50 \Omega, Z_{M}=68 \mathrm{nF}$, resonator: $f=3.58 \mathrm{MHz}$, all bits in reset condition, unless otherwise specified.

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Characteristics |  |  |  |  |  |  |
| DC voltage drop over circuit | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=2 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=60 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{L}}$ | $\begin{aligned} & 4.4 \\ & 8.6 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 4.8 \\ & 7.2 \\ & 9.2 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 9.8 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Transmission Amplifier, $\mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA}, \mathrm{~V}_{\text {MIC }}=2 \mathrm{mV}, \operatorname{MICG[0:1]=2,~AGATX[0:2]=7}$ $E R X=E T X=E N M I C=E N S T B A L=I 101=I 3 O 3=1,\left(G_{T}=48 \mathrm{~dB}\right)$ |  |  |  |  |  |  |
| Transmit amplification | $\begin{aligned} & \text { MICG[0:1] = } 2 \\ & \text { AGATX[0:2] = } \end{aligned}$ | $\mathrm{G}_{\mathrm{T}}$ | 45.3 | 46.5 | 47.7 | dB |
| Frequency response due to internal filters | $\begin{aligned} & \mathrm{I}_{\mathrm{L}} \geq 14 \mathrm{~mA}, \\ & \mathrm{f}=1 \mathrm{kHz} \text { to } 3.4 \mathrm{kHz} \end{aligned}$ | $\Delta \mathrm{G}_{\mathrm{T}}$ | -1 |  | 0 | dB |
| Gain change with current | $\mathrm{L}_{\mathrm{L}}=14 \mathrm{~mA}$ to 100 mA | $\Delta \mathrm{G}_{\mathrm{T}}$ |  |  | $\pm 0.5$ | dB |
| Gain deviation | $\mathrm{T}_{\text {amb }}=-10^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ | $\Delta \mathrm{G}_{\mathrm{T}}$ |  |  | $\pm 0.5$ | dB |
| CMRR of microphone amplifier |  | CMRR | 60 | 80 |  | dB |
| Input resistance of MIC amplifier |  | $\mathrm{R}_{\mathrm{i}}$ |  | 50 |  | $\mathrm{k} \Omega$ |
| Input resistance of MIC3 amplifier | MICHF = 1 | $\mathrm{R}_{\mathrm{i}}$ | 75 | 150 | 300 | $\mathrm{k} \Omega$ |
| Gain difference between MIC1/MIC2 to MIC3 | MICHF = 1 | $\Delta \mathrm{G}_{\mathrm{T}}$ |  |  | $\pm 0.4$ | dB |
| Distortion at line | $\mathrm{I}_{\mathrm{L}} \geq 14 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}=700 \mathrm{mV} \mathrm{rms}$ | $\mathrm{d}_{\mathrm{t}}$ |  |  | 2 | \% |
| Maximum output voltage | $\begin{aligned} & I_{L} \geq 19 \mathrm{~mA}, \mathrm{~d}<5 \%, \mathrm{~V}_{\text {MIC }}=10 \mathrm{mV} \\ & \mathrm{CTXA}=1 \mu \mathrm{~F}, \text { DBM5 }=0 \end{aligned}$ | $\mathrm{V}_{\text {Lmax }}$ | 1.8 | 3.0 | 4.2 | dBm |
|  | DBM5 = 1 | $\mathrm{V}_{\text {Lmax }}$ | 4.8 | 6.0 | 6.6 | dBm |
|  | $\mathrm{V}_{\text {MIC }}=20 \mathrm{mV}$, MICG[0:1] $=3$ | $\mathrm{V}_{\text {MICOmax }}$ |  | -4.2 |  | dBm |

Note: 1. This is a period of time the bus requires from the end of a data transmission and before a new transmission can be started

## 18. Electrical Characteristics (Continued)

$\mathrm{f}=1 \mathrm{kHz}, 0 \mathrm{dBm}=775 \mathrm{mV} \mathrm{rms}, \mathrm{IVMIC}=0.3 \mathrm{~mA}, \mathrm{IMP}=3 \mathrm{~mA}, \mathrm{R}_{\mathrm{DC}}=1.3 \mathrm{M} \Omega \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}, \mathrm{Z}_{\text {ear }}=68 \mathrm{nF}+100 \Omega$ RLS $=50 \Omega Z_{M}=68 \mathrm{nF}$, resonator: $f=3.58 \mathrm{MHz}$, all bits in reset condition, unless otherwise specified.

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Noise at line psophometrically weighted | $\begin{aligned} & \mathrm{I}_{\mathrm{L}} \geq 14 \mathrm{~mA}, \mathrm{MICG}[0: 1]=2 \\ & \text { AGATX[0:2] }=7 \end{aligned}$ | No |  | -73 | -70 | dBmp |
| Anti-clipping attack time release time | $\begin{aligned} & \text { CTXA }=1 \mu \mathrm{~F} \\ & \text { each } 3 \mathrm{~dB} \text { overdrive } \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{a}} \\ & \mathrm{t}_{\mathrm{r}} \end{aligned}$ |  | $\begin{gathered} 2 \\ 80 \end{gathered}$ |  | ms ms |
| Gain at low operating current | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=8 \mathrm{~mA}, \mathrm{I}_{\mathrm{MP}}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{MIC}}=0.5 \mathrm{mV} \\ & \mathrm{I}_{\mathrm{VMIC}}=300 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{G}_{\text {T }}$ | 45 |  | 48 | dB |
| Distortion at low operating current | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=8 \mathrm{~mA}, \mathrm{I}_{\mathrm{MP}}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{MIC}}=5 \mathrm{mV} \\ & \mathrm{I}_{\mathrm{VMIC}}=300 \mu \mathrm{~A} \end{aligned}$ | $\mathrm{d}_{\mathrm{t}}$ |  |  | 5 | \% |
| Receiving Amplifier $I_{L}=14 \mathrm{~mA}, V_{G E N}=300 \mathrm{mV} \text {, }$ <br> $E R X=E T X=E N M I C=E N S T B A L=I 1 O 1=I 3 O 3=1, S L[0: 1]=0, L F[0: 3]=1, P[0: 4]=31$, AFS[0:5] = 54, AGARX[0:2] $=0$ |  |  |  |  |  |  |
| Adjustment range of receiving gain | Single ended, $\mathrm{I}_{\mathrm{L}} \geq 14 \mathrm{~mA}$, Mute $=1$, $\operatorname{EA}[0: 4]=2$ to 31 AGARX[0:2] $=0$ to 7 | $\mathrm{G}_{\mathrm{R}}$ | -19 |  | +17 | dB |
| Receiving amplification | Differential $\begin{aligned} & \operatorname{AGARX}[0: 2]=0 \\ & \operatorname{EA}[0: 4]=15 \\ & \operatorname{EA}[0: 4]=31 \end{aligned}$ | $\mathrm{G}_{\mathrm{R}}$ | $\begin{gathered} -1 \\ 14.7 \end{gathered}$ | $\begin{gathered} 0 \\ 15.7 \end{gathered}$ | $\begin{gathered} 1 \\ 16.7 \end{gathered}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Frequency response | $\mathrm{I}_{\mathrm{L}} \geq 14 \mathrm{~mA}, \mathrm{f}=1 \mathrm{kHz}$ to 3.4 kHz | $\Delta \mathrm{G}_{\mathrm{RF}}$ | -1 |  | 0 | dB |
| Gain change with current | $\mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA}$ to 100 mA | $\Delta \mathrm{G}_{\mathrm{R}}$ |  |  | $\pm 0.5$ | dB |
| Gain deviation | $\mathrm{T}_{\text {amb }}=-10^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ | $\Delta \mathrm{G}_{\mathrm{R}}$ |  |  | $\pm 0.5$ | dB |
| Ear protection differential | $\begin{aligned} & \mathrm{I}_{\mathrm{L}} \geq 14 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{GEN}}=11 \mathrm{~V}_{\text {rms }} \\ & \operatorname{EA}[0: 4]=15 \end{aligned}$ | EP |  |  | 3 | $\mathrm{V}_{\mathrm{rms}}$ |
| MUTE suppression (earpiece disconnect from matrix) | $\mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA}, \mathrm{I} 303=0$ | $\Delta \mathrm{G}_{\mathrm{R}}$ | 60 |  |  | dB |
| Output voltage d < 2\% differential | $\begin{aligned} & \mathrm{I}=14 \mathrm{~mA} \\ & \mathrm{Z}_{\text {ear }}=68 \mathrm{nF}+100 \Omega \\ & \mathrm{EA}[0: 4]=11 \end{aligned}$ |  | 0.775 |  |  | $\mathrm{V}_{\mathrm{rms}}$ |
| Maximum output current d < 2\% | $\begin{aligned} & Z_{\text {ear }}=100 \Omega \\ & \operatorname{EA}[0: 4]=31 \end{aligned}$ | $\mathrm{I}_{\text {out }}$ | 4 |  |  | $m A_{p}$ |
| Receiving noise psophometrically weighted | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA} \\ & \mathrm{Z}_{\text {ear }}=68 \mathrm{nF}+100 \Omega \\ & \mathrm{EA}[0: 4]=15 \end{aligned}$ |  |  | -79 | -76 | dBmp |
| Sidetone suppression | $Z=600 \Omega$ |  | 20 |  |  | dB |
| Output resistance | Each output against GND | $\mathrm{R}_{0}$ |  |  | 10 | $\Omega$ |
| Gain at low operating current (receive only) | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=6.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{MP}}=1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{M}}=300 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{GEN}}=200 \mathrm{mV} \\ & \mathrm{EA}[0: 4]=21, \\ & \mathrm{ENMIC}=\mathrm{ETX}=\mathrm{I} 101=0 \end{aligned}$ | $\mathrm{G}_{\mathrm{R}}$ | -2 | 0 | 2 | dB |

Note: 1. This is a period of time the bus requires from the end of a data transmission and before a new transmission can be started

## 18. Electrical Characteristics (Continued)

$f=1 \mathrm{kHz}, 0 \mathrm{dBm}=775 \mathrm{mV}_{\text {rms }}, \mathrm{IVMIC}=0.3 \mathrm{~mA}, \mathrm{IMP}=3 \mathrm{~mA}, \mathrm{R}_{\mathrm{DC}}=1.3 \mathrm{M} \Omega, \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}, Z_{\text {ear }}=68 \mathrm{nF}+100 \Omega$
RLS $=50 \Omega, Z_{M}=68 \mathrm{nF}$, resonator: $f=3.58 \mathrm{MHz}$, all bits in reset condition, unless otherwise specified.

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Distortion at low operating current | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=6.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{MP}}=1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{M}}=300 \mu \mathrm{EA}, \mathrm{EA}[0: 4]=15, \\ & \text { ENMIC }=\mathrm{ETX}=1101=0 \end{aligned}$ | dR |  |  | 5 | \% |
| Adjustment step: earpiece amplifier | $\begin{aligned} & \operatorname{DEA}[0: 4]=1 \\ & \text { for } \operatorname{EA}[0: 4]=2 \text { to } 31 \end{aligned}$ |  | 0.8 | 1 | 1.2 | dB |
| Adjustment step: AGARX | DAGARX[0:2] = 1 |  | 0.8 | 1 | 1.2 | dB |
| Gain for DTMF signal | $\begin{aligned} & \mathrm{AMPB} \rightarrow \mathrm{RECO} 1 / 2 \\ & \mathrm{EA}[0: 4]=1 \end{aligned}$ |  |  | -10 |  | dB |
| AC impedance | $\begin{aligned} & \mathrm{IMPH}=0 \\ & \mathrm{IMPH}=1 \end{aligned}$ | $\begin{aligned} & \mathrm{Z}_{\text {impl }} \\ & \mathrm{Z}_{\mathrm{imph}} \end{aligned}$ | $\begin{aligned} & 595 \\ & 980 \end{aligned}$ | $\begin{gathered} 625 \\ 1030 \end{gathered}$ | $\begin{gathered} 655 \\ 1080 \end{gathered}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |

DTMF, $\mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA}, \mathrm{ETX}=\mathrm{I} 201=1$, AGATX[0:2] = 7, DTMFM[0:2] $=4$, DTMFF[0:4] = 0

| DTMF level at line (mid gain) | Sum level, $600 \Omega$ DTMFM[0:2] = 4 | -5.1 | -3.6 | -2.1 | dBm |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DTMF level at line (low gain) | Sum level, $600 \Omega$ DTMFM[0:2] = 5 | -7.6 | -6.1 | -4.6 | dBm |
| DTMF level at line (high gain) | $\begin{aligned} & \text { Sum level, } 600 \Omega \\ & \text { DTMFM[0:2] = } \\ & \text { AGATX[0:2] = } \end{aligned}$ | -5.2 | -3.7 | -2.2 | dBm |
| Pre-emphasis | $\begin{aligned} & \text { 600 W, DTMFF4 = } 0 \\ & \text { DTMFF4 = } \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | dBm dBm |

## Speaker Amplifier, Differential Mode

AMPB $\rightarrow$ SAO1/2
$E N S A C L=E N S A=E N S A O=E N A M=14 O 2=1, S A[0: 4]=31$,
$E R X=E T X=E N M I C=E N S T B A L=I 1 O 1=13 O 3=1$

| Minimum line current for operation | $\begin{aligned} & \mathrm{ENAM}=\mathrm{I} 4 \mathrm{O} 2=0 \\ & \mathrm{SE}=0, \mathrm{I} 3 \mathrm{O} 2=1 \\ & \mathrm{IMP} 1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{GEN}}=300 \mathrm{mV} \end{aligned}$ | $I_{\text {Lmin }}$ |  |  | 11 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain from AMPB to SAO | $\begin{aligned} & \mathrm{V}_{\mathrm{AMPB}}=3 \mathrm{mV}, \mathrm{I}_{\mathrm{L}}=15 \mathrm{~mA}, \\ & \mathrm{SA}[0: 4]=31 \\ & \mathrm{SA}[0: 4]=0 \end{aligned}$ | $\mathrm{G}_{\text {SA }}$ | 36 | $\begin{gathered} 37 \\ -5.5 \end{gathered}$ | 38 | dB |
| Adjustment step speaker amplifier | DSA[0:4] = -1 |  | 1.15 | 1.35 | 1.55 | dB |
| Output power single ended | Load resistance: $\begin{aligned} & \mathrm{R}_{\mathrm{LS}}=50 \Omega \\ & \mathrm{~V}_{\mathrm{AMPB}}=40 \mathrm{mV}, \mathrm{SE}=1 \\ & \mathrm{I}_{\mathrm{L}}=15 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{L}}=20 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \mathrm{P}_{\mathrm{SA}} \\ & \mathrm{P}_{\mathrm{SA}} \end{aligned}$ | 3 | $\begin{gathered} 7 \\ 20 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| Maximum output power differential | Load resistance: $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega \\ & \mathrm{~V}_{\mathrm{AMPB}}=60 \mathrm{mV}, \mathrm{SE}=0 \\ & \mathrm{~V}_{\mathrm{B}}=5 \mathrm{~V} \end{aligned}$ | $\mathrm{P}_{\text {SA }}$ |  | 150 |  | mW |
| Output noise (input AMPB open) psophometrically weighted | $\mathrm{I}_{\mathrm{L}}>15 \mathrm{~mA}$ | $\mathrm{n}_{\mathrm{SA}}$ |  |  | 240 | $\mathrm{mV}_{\text {psoph }}$ |
| Gain deviation | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=15 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{amb}}=-10^{\circ} \mathrm{C} \text { to }+60^{\circ} \mathrm{C} \end{aligned}$ | $\Delta G_{\text {SA }}$ |  |  | $\pm 1$ | dB |

Note: 1. This is a period of time the bus requires from the end of a data transmission and before a new transmission can be started

## 18. Electrical Characteristics (Continued)

$\mathrm{f}=1 \mathrm{kHz}, 0 \mathrm{dBm}=775 \mathrm{mV} \mathrm{rms}, \mathrm{IVMIC}=0.3 \mathrm{~mA}, \mathrm{IMP}=3 \mathrm{~mA}, \mathrm{R}_{\mathrm{DC}}=1.3 \mathrm{M} \Omega \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}, \mathrm{Z}_{\text {ear }}=68 \mathrm{nF}+100 \Omega$ RLS $=50 \Omega, \mathrm{Z}_{\mathrm{M}}=68 \mathrm{nF}$, resonator: $\mathrm{f}=3.58 \mathrm{MHz}$, all bits in reset condition, unless otherwise specified.

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mute suppression | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{dBm}, \\ & \mathrm{~V}_{\mathrm{AMPB}}=4 \mathrm{mV} \\ & \mathrm{I} 4 \mathrm{O} 2=0 \end{aligned}$ | VSAO |  |  | -56 | dBm |
| Gain change with current | $\mathrm{I}_{\mathrm{L}}=15 \mathrm{~mA}$ to 100 mA | $\Delta \mathrm{G}_{\text {SA }}$ |  |  | 1 | dB |
| Gain change with frequency | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=15 \mathrm{~mA} \\ & \mathrm{f}=1 \mathrm{kHz} \text { to } 3.4 \mathrm{kHz} \end{aligned}$ | $\Delta G_{\text {SA }}$ | -1 |  | 0 | dB |
| Attack time of anti-clipping | 20 dB overdrive | $t_{r}$ |  | 2 |  | ms |
| Release time of anti-clipping |  | $\mathrm{t}_{\mathrm{f}}$ |  | 170 |  | ms |
| Adjustment step of charge current | $\begin{aligned} & \text { ENSAO = 0, SE = } 1 \\ & \text { DLSCUR[0:1] = } \end{aligned}$ |  | -480 | -400 | -320 | $\mu \mathrm{A}$ |
| Adjustment step of discharge current | $\begin{aligned} & \mathrm{ENSAO}=0, \mathrm{SE}=0 \\ & \text { DLSCUR[0:1] = } \end{aligned}$ |  | 320 | 400 | 480 | $\mu \mathrm{A}$ |
| Charge current Pin SAO2 | $\begin{aligned} & \text { ENSAO = 0, SE = } 1 \\ & \text { LSCUR[0:1] = } 3 \end{aligned}$ | $\mathrm{I}_{\text {CHA }}$ | -1.45 | -1.2 | -0.95 | mA |
| Discharge current pin SAO2 | $\begin{aligned} & \text { ENSAO =0, SE = } 0 \\ & \text { LSCUR[0:1] = } 3 \end{aligned}$ | $\mathrm{I}_{\text {DIS }}$ | 0.95 | 1.2 | 1.45 | mA |

## Microphone Amplifier,

$\mathrm{V}_{\mathrm{B}}=5 \mathrm{~V}, \mathrm{~V}_{\text {MIC }}=\mathbf{2} \mathrm{mV}, \mathrm{V}_{\text {MIC } 3}=\mathbf{2} \mathrm{mV}$, ENMIC $=\mathrm{ENAM}=\mathrm{I} 104=1, \mathrm{MICHF}=0$

| Gain MIC amp.: <br> MIC1/2 $\rightarrow$ AMREC | MICG[0:1] $=0$ |  | 17.4 | 18.1 | 18.8 | dB |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  | MICG[0:1] $=1$ |  | 23.2 | 23.7 | 24.6 | dB |
|  | MICG[0:1] $=2$ |  | 29.1 | 29.8 | 30.5 | dB |
|  | MICG[0:1] $=3$ |  | 35.0 | 35.7 | 36.4 | dB |
| MIC3 to AMREC | MICHF $=1$, MICG[0:1] = 3 |  | 35.0 | 35.7 | 36.5 | dB |
| Input suppression: <br> MIC3 to MIC1/2 | MICG[0:1] $=0$, MICHF $=0$ | 60 |  |  | dB |  |
| MIC1/2 to MIC3 | MICHF $=1$ |  | 60 |  |  | dB |
| Settling time offset cancellers | $5 \tau$, FOFFC $=0$ |  |  | 9 | 12 | ms |
| Settling time offset cancellers in <br> speed-up mode | $5 \tau$, FOFFC $=1$ |  | 1.8 | 2.4 | ms |  |

AGC for Answering Machine, AMPB to AMREC,
ENAM $=$ ENAGC $=1405=1504=1$

| Nominal gain | $\mathrm{V}_{\mathrm{AMPB}}=5 \mathrm{mV}$ |  | 23.5 | 25.5 | 27.5 | dB |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum output level | $\mathrm{V}_{\mathrm{AMPB}}=50 \mathrm{mV}, \mathrm{d}<5 \%$ |  | 240 | 300 | 360 | mVp |
| Attack time | 20 dB overdrive |  |  | 1 |  | ms |
| Release time |  |  |  | 45 |  | ms |

## Switching Matrix,

$\mathrm{VL}=0, \mathrm{VB}=5 \mathrm{~V}, \mathrm{ENAM}=1404=1, \mathrm{~V}_{\mathrm{AMPB}}=0.6 \mathrm{~V}_{\mathrm{rms}}$

| Input impedance AMPB |  |  | 50 | 60 | 70 | $\mathrm{k} \Omega$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Gain AMPB to AMREC |  |  | -0.7 | -0.3 | +0.1 | dB |
| Maximum input level AMPB | $14 \mathrm{O}=15 \mathrm{O} 4=1,14 \mathrm{O} 4=0$ |  |  |  | 600 | mV |
| Maximum output level AMREC | $14 \mathrm{O} 4=1$ |  |  |  | $\mathrm{VB}-$ <br> 600 mV | V VP |

[^0]
## 18. Electrical Characteristics (Continued)

$f=1 \mathrm{kHz}, 0 \mathrm{dBm}=775 \mathrm{mV} \mathrm{rms}, \mathrm{IVMIC}=0.3 \mathrm{~mA}, I M P=3 \mathrm{~mA}, \mathrm{R}_{\mathrm{DC}}=1.3 \mathrm{M} \Omega \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}, \mathrm{Z}_{\text {ear }}=68 \mathrm{nF}+100 \Omega$ RLS $=50 \Omega, Z_{M}=68 \mathrm{nF}$, resonator: $\mathrm{f}=3.58 \mathrm{MHz}$, all bits in reset condition, unless otherwise specified.

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Offset | $\mathrm{I} 4 \mathrm{O}: 1$ to 0 | $\Delta \mathrm{~V}_{\text {AMREC }}$ |  |  | $\pm 30$ | mV |
| Mute switching matrix | $14 \mathrm{O} 4=0$ |  | 60 |  |  | dB |

Power-on Reset
VL $=0, \mathrm{~V}_{\mathrm{MP}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=5 \mathrm{~V}$, U4091 in Power-down Mode

| Power-on reset by ES VB high, VMP threshold | $\mathrm{VB}=4 \mathrm{~V}, \mathrm{ES}=4 \mathrm{~V},$ <br> raise VMP until RESET goes to low | $\mathrm{VMP}_{\text {on }}$ | 2.65 | 2.75 | 2.85 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-on reset by ES VMP high, VB threshold | $\begin{aligned} & \mathrm{VMP}=3 \mathrm{~V}, \mathrm{ES}=4 \mathrm{~V} \text {, } \\ & \text { raise } \mathrm{VB} \text { until RESET goes to low } \end{aligned}$ | $\mathrm{VB}_{\text {on }}$ |  | 3.2 |  | V |
| Low-voltage Interrupt$\mathrm{VL}=0, \mathrm{~V}_{\mathrm{MP}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}$ |  |  |  |  |  |  |
| VMP decreasing | Decrease VMP until INT returns to high | VLVI | 2.5 | 2.6 | 2.7 | V |

## Power-off Reset

$\mathrm{VL}=0, \mathrm{~V}_{\mathrm{MP}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}$

| Low-voltage reset | Decrease VMP until RESET returns to <br> low | VLVR | 2.35 | 2.45 | 2.55 | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Difference voltage between low- <br> voltage interrupt and reset | VLVI - VLVR |  | 100 | 150 |  | mV |

## Logical Part

$\mathrm{V}_{\mathrm{MP}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=5 \mathrm{~V}$

| Output impedance at OSCOUT |  |  | 0.6 | 0.9 | 1.2 | $\mathrm{k} \Omega$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Pins SCL, <br> SDA (input mode) <br> Input leakage current | Low level <br> High level <br> $0<\mathrm{V}_{\mathrm{i}}<\mathrm{V}_{\mathrm{MP}}$ |  | $0.8 \times$ |  | $0.2 \times$ | V |
| Pins INT, <br> SDA (output mode) | Output low <br> (resistance to GND) |  | $V_{M P}$ |  | V |  |
| 1 |  |  | +1 | $\mu \mathrm{~A}$ |  |  |

## Switch for Additional Impedance (Pin IMPSW)

$\mathrm{V}_{\mathrm{MP}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=3 \mathrm{~V}$

| Switch-off leakage current | $0<V_{i}<V_{M P}$ <br> IMPSW $=0$ | -0.5 |  | 5 | $\mu A$ |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Resistance to GND | IMPSW $=1$ |  |  | 50 | 80 |
| Maximum current | IMPSW $=1$ |  | -5 |  | 5 |

AFS (Acoustic Feedback Suppression), $\mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA}, \mathrm{~V}_{\text {GEN }}=300 \mathrm{mV}$,
$E R X=E T X=E N M I C=E N S T B A L=I 1 O 1=I 3 O 3=1, S L[0: 1]=0, L F[0: 3]=1, P[0: 4]=31$, AGARX[0:2] $=0$

| Adjustment range of attenuation | $\mathrm{I}_{\mathrm{L}} \geq 15 \mathrm{~mA}$ |  | 0 |  | 50 |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Attenuation of transmit gain | $\mathrm{I}_{\mathrm{L}} \geq 15 \mathrm{~mA}, \mathrm{I}_{\text {INLDT }}=0 \mu \mathrm{~A}$ <br> $\mathrm{I}_{\text {NLDR }}=10 \mu \mathrm{~A}$ | $\Delta \mathrm{G}_{\mathrm{T}}$ | 47 | 50 | 53 |
| Attenuation of speaker amplifier | $\mathrm{I}_{\mathrm{L}} \geq 15 \mathrm{~mA}, \mathrm{I}_{\text {INLDT }}=10 \mu \mathrm{~A}$ <br> $\mathrm{I}_{\text {INLR }}=0 \mu \mathrm{~A}$ | $\mathrm{G}_{\mathrm{SA}}$ | 47 | 50 | 53 |

Note: 1. This is a period of time the bus requires from the end of a data transmission and before a new transmission can be started

## 18. Electrical Characteristics (Continued)

$\mathrm{f}=1 \mathrm{kHz}, 0 \mathrm{dBm}=775 \mathrm{mV}_{\mathrm{rms}}, \mathrm{IVMIC}=0.3 \mathrm{~mA}, \mathrm{IMP}=3 \mathrm{~mA}, \mathrm{R}_{\mathrm{DC}}=1.3 \mathrm{M} \Omega, \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{Z}_{\text {ear }}=68 \mathrm{nF}+100 \Omega$ RLS $=50 \Omega, Z_{M}=68 \mathrm{nF}$, resonator: $f=3.58 \mathrm{MHz}$, all bits in reset condition, unless otherwise specified.

| Parameters | Test Conditions | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltages, $\mathrm{V}_{\text {mic }}=25 \mathrm{mV}, \mathrm{T}_{\text {amb }}=-10^{\circ} \mathrm{C}$ to +60 ${ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{MP}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA}, \mathrm{R}_{\mathrm{DC}}=680 \mathrm{k} \Omega \\ & \mathrm{I}_{\mathrm{MP}}=3 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{MP}}$ | 3.1 | 3.3 | 3.5 | V |
| $\mathrm{V}_{\text {MPS }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=100 \mathrm{~mA}, \mathrm{R}_{\mathrm{DC}}=\text { inf. }, \\ & \mathrm{I}_{\mathrm{MP}}=0 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\text {MPS }}$ |  |  | 5.5 | V |
| $\mathrm{V}_{\text {MIC }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=14 \mathrm{~mA}, \mathrm{R}_{\mathrm{DC}}=1.3 \mathrm{M} \Omega \\ & \mathrm{I}_{\mathrm{M}}=700 \mathrm{~A} \end{aligned}$ | $\mathrm{V}_{\text {MIC }}$ | 1.5 |  | 4 | V |
| $\mathrm{V}_{\mathrm{B}}$ | $\mathrm{I}_{\mathrm{B}}=+20 \mathrm{~mA}, \mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{B}}$ |  | 5.5 | 6.3 | V |
| Ringing Power Converter, IMP = $1 \mathrm{~mA}, \mathrm{IM}=0, \mathrm{R}_{\mathrm{IMPA}}=500 \mathrm{k} \Omega$ |  |  |  |  |  |  |
| Maximum output power | $\begin{aligned} & \mathrm{V}_{\mathrm{RING}}=20.6 \mathrm{~V} \\ & \mathrm{ENSA}=\mathrm{ENSAO}=\mathrm{SE}=1 \end{aligned}$ | $\mathrm{P}_{\text {SA }}$ |  | 15 |  | mW |
| Threshold | $\mathrm{V}_{\text {RING }}$ : high to low |  |  |  | 7.4 | V |
|  | Low to high, RINGTH [0:3] = 0 |  | 6.0 | 6.7 | 7.4 | V |
|  | Low to high, RINGTH [0:3] = 15 |  | 19 | 21 | 23 | V |
| Adjustment steps threshold | DRINGTH = 1 |  | 0.8 | 1 | 1.2 | V |
| Input impedance | $\mathrm{V}_{\mathrm{RING}}=30 \mathrm{~V}$ |  | 4.6 | 5.8 | 7.0 | $\mathrm{k} \Omega$ |
| Maximum input voltage |  | $\mathrm{V}_{\text {RINGmax }}$ | 30 |  |  | V |
| Serial Bus SCL, SDA, AS, VMP = 3.3V, RSDA = RSCL = RINT = $12 \mathrm{k} \Omega$ |  |  |  |  |  |  |
| Input voltage HIGH <br> LOW | SDA, SCL, INT | $V_{\text {iBuS }}$ | $\begin{gathered} 3.0 \\ 0 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ 1.5 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Output voltage Acknowledge LOW | SDA $I_{\mathrm{SDA}}=3 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{O}}$ |  |  | 0.4 | V |
| Clock frequency | SCL | $\mathrm{f}_{\text {SCL }}$ |  |  | 100 | kHz |
| Rise time SDA, SCL |  | $\mathrm{t}_{\mathrm{r}}$ |  |  | 1 | $\mu \mathrm{s}$ |
| Fall time SDA, SCL |  | $\mathrm{t}_{\mathrm{f}}$ |  |  | 300 | ns |
| Period of SCL HIGH LOW | $\begin{aligned} & \mathrm{HIGH} \\ & \text { LOW } \end{aligned}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{H}} \\ & \mathrm{t}_{\mathrm{L}} \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.7 \end{aligned}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Setup Time |  |  |  |  |  |  |
| Start condition Data Stop condition Time space ${ }^{(1)}$ |  | $\mathrm{t}_{\mathrm{sSTA}}$ <br> $\mathrm{t}_{\text {sDAT }}$ <br> $\mathrm{t}_{\text {sSTOP }}$ <br> $\mathrm{t}_{\text {wSTA }}$ | $\begin{aligned} & 4.7 \\ & 250 \\ & 4.7 \\ & 4.7 \end{aligned}$ |  |  | $\mu \mathrm{s}$ <br> ns <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ |
| Hold Time |  |  |  |  |  |  |
| Start condition DATA |  | $t_{\text {nSTA }}$ $t_{\text {nDAT }}$ | $\begin{gathered} \hline 4.0 \\ 0 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |

Note: 1. This is a period of time the bus requires from the end of a data transmission and before a new transmission can be started

## 19. Test Circuits

Figure 19-1. Basic Test Circuit


Figure 19-2. Test Circuit for Ringing


## 20. Bus Timing

Figure 20-1. Bus Timing Diagram


## 21. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :---: | :--- |
| U4091BM-RFNGY | SSO44 | Tube |
| U4091BM-RFNG3Y | SSO44 | Taped and reeled |
| T4091R-DDB | Die | Die on foil |

## 22. Package Information

Package SSO44



## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

Europe<br>Atmel Sarl<br>Route des Arsenaux 41<br>Case Postale 80<br>$\mathrm{CH}-1705$ Fribourg<br>Switzerland<br>Tel: (41) 26-426-5555<br>Fax: (41) 26-426-5500

Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314

## Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© Atmel Corporation 2005. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, Everywhere You Are ${ }^{\circledR}$ and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.


[^0]:    Note: 1. This is a period of time the bus requires from the end of a data transmission and before a new transmission can be started

