

EZ-USB NX2LP™ USB 2.0 NAND Flash Controller

Features

- High (480-Mbps) or Full (12-Mbps) Speed USB Support
- Both Common NAND Page Sizes Supported
 - 512 bytes — Up to 1 Gbit Capacity
 - 2K bytes — Up to 8 Gbit Capacity
- Eight Chip Enable Pins
 - Up to 8 NAND Flash Single Device Chips
 - Up to 4 NAND Flash Dual Device Chips
- Industry Standard ECC NAND Flash Correction
 - 1 bit per 256 correction
 - 2 bit error detection
- Industry Standard (SmartMedia) Page Management for Wear Leveling Algorithm, Bad Block Handling, and Physical to Logical management
- Supports 8-bit NAND Flash Interfaces
- Supports 30 ns, 50 ns, and 100 ns NAND Flash Timing
- Complies with USB Mass Storage Class Specification rev 1.0
- CY7C68024 Complies with USB 2.0 Specification for Bus-Powered Devices (TID# 40460274)


- 43 mA Typical Active Current
- Space Saving and Pb-free 56-QFN Package (8 mm X 8 mm)
- Support for Board-level Manufacturing test through USB Interface
- 3.3V NAND Flash Operation
- NAND Flash Power Management Support

Introduction

The EZ-USB NX2LP™ (NX2LP) implements a USB 2.0 NAND Flash controller. This controller adheres to the *Mass Storage Class Bulk-Only Transport Specification*. The USB port of the NX2LP is connected to a host computer directly or through the downstream port of a USB hub. Host software issues commands and data to the NX2LP and receives status and data from the NX2LP using standard USB protocol.

The NX2LP supports industry leading 8-bit NAND Flash interfaces and both common NAND page sizes of 512 and 2k bytes. Eight chip enable pins allow the NX2LP to be connected to up to eight single or four dual device NAND Flash chips.

Certain NX2LP features are configurable, enabling the NX2LP to meet the needs of different design requirements.



Pin Assignments

Figure 1. 56-Pin QFN




Table 1. Pin Descriptions

Pin	Name	Type	Default State at Startup	Description
1	R_B1# ^[1]	I	Z	Ready/Busy 1 (2.2k to 4k pull up resistor is required)
2	R_B2#	I	Z	Ready/Busy 2 (2.2k to 4k pull up resistor is required)
3	AVCC	PWR	PWR	Analog 3.3V supply
4	XTALOUT	Xtal	N/A	Crystal output
5	XTALIN	Xtal	N/A	Crystal input
6	AGND	GND	GND	Ground
7	AVCC	PWR	PWR	Analog 3.3V supply
8	DPLUS	I/O	Z	USB D+
9	DMINUS	I/O	Z	USB D-
10	AGND	GND	GND	Ground
11	VCC	PWR	PWR	3.3V supply
12	GND	GND	GND	Ground
13	N/C	N/A	N/A	No connect
14	GND	GND	GND	Ground
15	Reserved	N/A	N/A	Must be tied HIGH (no pull up resistor required)

Note

1. A # sign after the pin name indicates that it is an active LOW signal.

Table 1. Pin Descriptions (continued)


Pin	Name	Type	Default State at Startup	Description
16	Reserved	N/A	N/A	Must be tied HIGH (no pull up resistor required)
17	VCC	PWR	PWR	3.3V supply
18	DDO	I/O	Z	Data 0
19	DD1	I/O	Z	Data 1
20	DD2	I/O	Z	Data 2
21	DD3	I/O	Z	Data 3
22	DD4	I/O	Z	Data 4
23	DD5	I/O	Z	Data 5
24	DD6	I/O	Z	Data 6
25	DD7	I/O	Z	Data 7
26	GND	GND	GND	Ground
27	VCC	PWR	PWR	3.3V supply
28	GND	GND	GND	Ground
29	WE#	O	H	Write enable
30	RE0#	O	H	Read Enable 0
31	RE1#	O	H	Read Enable 1
32	VCC	PWR	PWR	3.3V supply
33	CLE	O	Z	Command latch enable
34	ALE	O	Z	Address latch enable
35	LED1#	O	Z	Data activity LED sink
36	LED2#	O	Z	Chip active LED sink
37	WP_NF#	O	Z	Write-protect NAND Flash
38	WP_SW#	I	Z	Write-protect switch input
39	N/C	N/A	N/A	No connect
40	N/C	N/A	N/A	No connect
41	GND	GND	GND	Ground
42	RESET#	I	Z	NX2LP chip reset
43	VCC	PWR	PWR	3.3V supply
44	Reserved	N/A	N/A	Must be tied HIGH
45	CE0#	O	Z	Chip enable 0
46	CE1#	O	Z	Chip enable 1
47	CE2#	O	Z	Chip enable 2
48	CE3#	O	Z	Chip enable 3
49	CE4#	O	Z	Chip enable 4
50	CE5#	O	Z	Chip enable 5
51	CE6#	O	Z	Chip enable 6
52	CE7#	O	Z	Chip enable 7
53	GND	GND	GND	Ground
54	N/C	N/A	N/A	No connect
55	VCC	PWR	PWR	3.3V supply
56	GND	GND	GND	Ground

Additional Pin Descriptions

DPLUS, DMINUS

DPLUS and DMINUS are the USB signaling pins, and they should be tied to the D+ and D- pins of the USB connector. Because they operate at high frequencies, the USB signals require special consideration when designing the layout of the PCB. General guidelines are given at the end of this document.

Figure 2. XTALIN, XTALOUT Diagram



The NX2LP requires a 24 MHz (± 100 ppm) signal to derive internal timing. Typically, a 24 MHz (20 pF, 500 μ W, parallel-resonant fundamental mode) crystal is used, but a 24 MHz square wave from another source can also be used. If a crystal is used, connect its pins to XTALIN and XTALOUT, and also through 12 pF capacitors to GND. If an alternate clock source is used, apply it to XTALIN and leave XTALOUT open.

Data[7-0]

The Data[7-0] I/O pins provide an 8-bit interface to a NAND Flash device. These pins are used to transfer address, command, and read/write data between the NX2LP and NAND Flash.

R_B[2-1]#

The Ready/Busy input pins are used to determine the state of the currently selected NAND Flash device. These pins must be pulled HIGH through a 2k-4k resistor. These pins are pulled LOW by the NAND Flash when it is busy.

WE#

The Write Enable output pin is used by the NAND Flash to latch commands, address, and data during the rising edge of the pulse.

RE[1-0]#

The Read Enable output pins are used to control the data flow from the NAND Flash devices. The device presents valid data and increments its internal column address counter by one step on each falling edge of the Read Enable pulse. A 10k pull up is an option For RE1-0#.

CLE

The Command Latch Enable output pin is used to indicate that the data on the I/O bus is a command. The data is latched into the NAND Flash control register on the rising edge of WE# when CLE is HIGH.

ALE

The Address Latch Enable output pin is used to indicate that the data on the I/O bus is an address. The data is latched into the NAND Flash address register on the rising edge of WE# when ALE is HIGH.

LED1#

The Data Activity LED output pin is used to indicate data transfer activity. LED1# is asserted LOW at the beginning of a data transfer, and set to a high-Z state when the transfer is complete. If this functionality is not utilized, leave LED1# floating.

LED2#

The Chip Active LED output pin is used to indicate proper device operation. LED2# is asserted LOW when the NX2LP is powered and initialized. It is placed in a high-Z state under all other conditions. If this functionality is not used, leave LED2# floating.

WP_NF#

The Write-protect NAND Flash output pin is used to control the write-protect pins on NAND Flash devices. This pin should be tied to the Write Protect pins of the NAND Flash devices. If WP_SW# is asserted LOW during a data transfer, or if internal operations are still pending, the NX2LP waits until the operation is complete before asserting WP_NF# to ensure that there is no data loss or risk of OS error.

WP_SW#

The Write-protect Switch input pin is used to select whether or not NAND Flash write-protection is enabled by the NX2LP. When the pin is asserted LOW, the NX2LP reports to the host that the NAND Flash is write-protected, the WP_NF# is driven LOW, and any attempts to write to the configuration data memory area are blocked by the NX2LP. If this pin is asserted LOW during a data transfer, or if internal operations are still pending, the NX2LP waits until the operation is complete before asserting WP_NF# to ensure that there is no data loss or risk of OS error.

CE[7-0]#

The Chip Enable output pins are used to select the NAND Flash that the NX2LP interfaces. Unused Chip Enable pins should be left floating.

RESET#

Asserting RESET# for 10 ms resets the NX2LP. A reset and/or watchdog chip is recommended to ensure that startup and brownout conditions are properly handled.

Applications

The NX2LP is a high speed USB 2.0 peripheral device that connects NAND Flash devices to a USB host using the USB Mass Storage Class protocol.

Additional Resources

- CY3685 EZ-USB NX2LP Development Kit
- CY4618 EZ-USB NX2LP Reference Design Kit
- USB Specification version 2.0
- USB Mass Storage Class Bulk Only Transport Specification, http://www.usb.org/developers/devclass_docs/usbmssbulk_10.pdf .

Functional Overview

USB Signaling Speed

The NX2LP operates at two of the three rates defined in the USB Specification Revision 2.0 dated April 27, 2000:

- Full speed, with a signaling bit rate of 12 Mbits/sec
- High speed, with a signaling bit rate of 480 Mbits/sec.

The NX2LP does not support the low speed signaling rate of 1.5 Mbits/sec.

NAND Flash Interface

During normal operation the NX2LP supports an 8-bit I/O interface, eight chip enable pins, and other control signals compatible with industry standard NAND Flash devices.

Enumeration

During the startup sequence, internal logic checks for the presence of NAND Flash with valid configuration data in the configuration data memory area. If valid configuration data is found, the NX2LP uses the values stored in NAND Flash to configure the USB descriptors for normal operation as a USB mass storage device. If no NAND Flash is detected, or if no valid configuration data is found in the configuration data memory area, the NX2LP uses the default values from internal ROM space for manufacturing mode operation. The two modes of operation are described in the following sections.

Normal Operation Mode

In Normal Operation Mode, the NX2LP behaves as a USB 2.0 Mass Storage Class NAND Flash controller. This includes all typical USB device states (powered, configured, and so on). The USB descriptors are returned according to the data stored in the configuration data memory area. Normal read and write access to the NAND Flash is available in this mode.


Manufacturing Mode

In Manufacturing mode, the NX2LP enumerates using the default descriptors and configuration data that are stored in internal ROM. This mode enables first-time programming of the configuration data memory area, and board-level manufacturing tests.

A unique USB serial number is required for each device in order to comply with the USB Mass Storage specification. Cypress also requires designers to use their own Vendor ID for final products. The Vendor ID is obtained through registration with the USB Implementor's Forum (USB-IF), and the Product ID is determined by the designer.

Cypress provides all the software tools and drivers necessary for properly programming and testing the NX2LP. Refer to the documentation in the development or reference design kit for more information on these topics.

Figure 3. NX2LP Enumeration Process



Configuration Data

Certain features in the NX2LP can be configured by the designer to disable unneeded features, and to comply with the USB 2.0 specification's descriptor requirements for mass storage devices. Table 2 lists the variable configuration data and the default values that are stored in internal ROM space. The default ROM values are returned by an unprogrammed NX2LP device.

Table 2. Variable Configuration Data And Default ROM Values

Configuration Data	Description	Default ROM Value
Vendor ID	USB Vendor ID (Assigned by USB-IF)	0x04B4 (Cypress)
Product ID	USB Product ID (Assigned by designer)	0x6813
Serial Number	USB serial number	N/A
Manufacturer String	Manufacturer string in USB descriptors	N/A
Product String	Product string in USB descriptors	N/A
Enable Write Protection	Enables write protection capability	Enabled
SCSI Device Name	String shown in the device manager properties	N/A

Design Notes For The Quad Flat No Lead (QFN) Package

The NX2LP comes in a 56-pin QFN package, which utilizes a metal pad on the bottom to aid in heat dissipation. The low-power operation of the NX2LP makes the thermal pad on the bottom of the QFN package unnecessary. Because of this, PCB layout may utilize the space under the NX2LP for routing signals as needed, provided that any traces or vias under the thermal pad are covered by solder mask or other material to prevent shorting. Standard PCB layout recommendations for USB devices still apply.

For further information on this package design, please refer to the application note from AMKOR titled "Surface Mount Assembly of AMKOR's MicroLeadFrame (MLF) Technology." This application note provides detailed information on board mounting guidelines, soldering flow, rework process, etc.

PCB Layout Recommendations

The following recommendations should be followed to ensure reliable High-speed USB performance operation.

- A four-layer impedance controlled board is recommended to ensure best signal quality.
- Specify impedance targets (ask your board vendor what they can achieve).
- Maintain trace widths and trace spacing to control impedance.
- Minimize stubs on DPLUS and DMINUS to avoid reflected signals.
- Place any connections between the USB connector shell and signal ground near the USB connector.
- Use bypass/flyback caps on VBUS, placed near connector.
- Keep DPLUS and DMINUS trace lengths to within 2 mm of each other in length, with preferred length of 20–30 mm.
- Maintain a solid ground plane under the DPLUS and DMINUS traces. Do not allow the plane to be split under these traces.
- Place no vias on the DPLUS or DMINUS trace routing.
- Isolate the DPLUS and DMINUS traces from all other signal traces (use >10 mm. spacing for best signal quality).

Source for recommendations:

- EZ-USB FX2 PCB Design Recommendations, www.cypress.com/?docID=4696.
- High-speed USB Platform Design Guidelines, http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf.

Absolute Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Supplied.....	0°C to +70°C
Supply Voltage to Ground Potential.....	-0.5V to +4.0V
DC Input Voltage to Any Input Pin	5.25V
DC Voltage Applied to Outputs in High-Z State.....	-0.5V to VCC + 0.5V

Power Dissipation.....	300 mW
Static Discharge Voltage.....	2000V
Max Output Current per IO port.....	10 mA

Operating Conditions^[2]

T _A (Ambient Temperature Under Bias)	0°C to +70°C
Supply Voltage.....	+3.00V to +3.60V
Ground Voltage.....	0V

DC Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit	
V _{CC}	Supply Voltage		3.0	3.3	3.6	V	
V _{CC} Ramp	Supply Ramp-up 0V to 3.3V		200			μs	
V _{IH}	Input High Voltage		2		5.25	V	
V _{IL}	Input Low Voltage		-0.5		0.8	V	
I _I	Input Leakage Current	0 < V _{IN} < V _{CC}			±10	μA	
V _{IH_X}	Crystal Input HIGH Voltage		2		5.25	V	
V _{IL_X}	Crystal Input LOW Voltage		-0.5		0.8	V	
V _{OH}	Output Voltage High	I _{OUT} = 4 mA	2.4			V	
V _{OL}	Output Voltage Low	I _{OUT} = -4 mA			0.4	V	
I _{OH}	Output Current High				4	mA	
I _{OL}	Output Current Low				4	mA	
C _{IN}	Input Pin Capacitance	All but D+/D-			10	pF	
		Only D+/D-			15	pF	
I _{CC}	Supply Current	USB High Speed		50		mA	
		USB Full Speed		35		mA	
I _{SUSP}	Suspend Current	CY7C68023	Connected		0.5	1.2 ^[3]	mA
			Disconnected		0.3	1.0 ^[3]	mA
	CY7C68024	Connected		300	380 ^[3]	μA	
		Disconnected		100	150 ^[3]	μA	
I _{UNCONFIG}	Unconfigured Current	Before current requested in USB descriptors is granted by the host		43		mA	
T _{RESET}	Reset Time After Valid Power	V _{CC} > 3.0V	5.0			mS	
	Pin Reset After Valid Startup		200			μS	

AC Electrical Characteristics

USB Transceiver

The NX2LP's USB interface complies with the USB 2.0 specification for bus-powered devices.

NAND Flash Timing

The NX2LP supports 30-ns, 50-ns, and 100-ns NAND Flash devices.

Notes


- If an alternate clock source is input on XTALIN, it must be supplied with standard 3.3V signaling characteristics and XTALOUT must be left floating.
- Measured at Max V_{CC}, 25°C.

Ordering Information

Part Number	Package Type
CY7C68023-56LFXC	56-pin QFN Pb-free For Self/Bus Power
CY7C68024-56LFXC	56-pin QFN Pb-free For Battery Power
CY7C68023-56LTXC	56-pin QFN - Sawn type
CY3685	EZ-USB NX2LP Development Kit
CY4618	EZ-USB NX2LP Reference Design Kit

Package Diagram

Figure 4. 56-Pin Quad Flatpack No Lead (8 x 8 mm) LF56




NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC#: MO-220
3. PACKAGE WEIGHT: 0.162g
4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
5. PACKAGE CODE

PART #	DESCRIPTION
LF56	STANDARD
LY56	PB-FREE

51-85144 *G

Figure 5. 56-Pin QFN (8 X 8 X 0.9 MM) - Sawn



Document History Page

Description Title: CY7C68023/CY7C68024 EZ-USB NX2LP™ USB 2.0 NAND Flash Controller Document Number: 38-08055				
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	286009	SEE ECN	GIR	New Data Sheet (Preliminary Information).
*A	334796	SEE ECN	GIR	Adjusted default VID/PID; released as final.
*B	397024	SEE ECN	GIR	Changed Vcc to ±10% in DC Characteristics table. Changed the supply voltage tolerance to ±10% in the Operating Conditions section. Added new logo.
*C	2717536	06/11/2009	DPT	Added 56 QFN (8 X 8 mm) package diagram and added CY7C68023-56LTXC part information in the Ordering Information table

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

- PSoc psoc.cypress.com
- Clocks & Buffers clocks.cypress.com
- Wireless wireless.cypress.com
- Memories memory.cypress.com
- Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.