

PCF8564A

Real time clock and calendar Rev. 1 — 8 October 2009

Product data sheet

General description

The PCF8564A is a CMOS¹ real-time clock and calendar optimized for low power consumption. A programmable clock output, interrupt output and voltage low detector are also provided. All addresses and data are transferred serially via a two-line bidirectional I²C-bus. Maximum bus speed is 400 kbit/s. The built-in word address register is incremented automatically after each written or read data byte.

Features 2.

- Provides year, month, day, weekday, hours, minutes, and seconds based on a 32.768 kHz quartz crystal
- Century flag
- Wide clock operating voltage: 1.0 V to 5.5 V
- Low back-up current typical 250 nA at 3.0 V and 25 °C
- 400 kHz two-wire I²C interface (1.8 V to 5.5 V)
- Low-voltage detector
- Alarm and timer functions
- Two integrated oscillator capacitors
- Programmable clock output for peripheral devices (32.768 kHz, 1.024 kHz, 32 Hz and 1 Hz)
- Internal Power-On Reset (POR)
- I²C slave address: read A3h, write A2h

Applications

- Mobile telephones
- Portable instruments
- Electronic metering
- Battery powered products

The definition of the abbreviations and acronyms used in this data sheet can be found in Section 20.



4. Ordering information

Table 1. Ordering information

NXP Semiconductors

Type number	Package			
	Name	Description	Delivery form	Version
Die type 1 ^[1]	'		'	'
PCF8564AU/5BD/1	PCF8564AU	wire bond die; 9 bonding pads	unsawn wafer; thickness 280 μm	PCF8564AU
PCF8564AU/5GE/1	PCF8564AU	wire bond die; 9 bonding pads	unsawn wafer; thickness 687 μm	PCF8564AU
PCF8564AU/10AA/1	PCF8564AU	wire bond die; 9 bonding pads	wafer sawn on FFC; thickness 200 μm	PCF8564AU
Die type 2				
PCF8564AU/5BB/1	PCF8564AU	wire bond die; 9 bonding pads	unsawn wafer; thickness 280 μm	PCF8564AU
PCF8564AU/5GB/1	PCF8564AU	wire bond die; 9 bonding pads	unsawn wafer; thickness 687 μm	PCF8564AU
PCF8564AU/10AB/1	PCF8564AU	wire bond die; 9 bonding pads	wafer sawn on FFC; thickness 200 μm	PCF8564AU
Die type 3				
PCF8564ACX9/1	PCF8564ACX9	wafer level chip-size package; 9 bumps; $1.27 \times 1.9 \times 0.29$ mm	wafer sawn on FFC; thickness 200 μm; die with solder bumps	PCF8564ACX9
PCF8564ACX9/B/1	PCF8564ACX9	wafer level chip-size package; 9 bumps; $1.27 \times 1.9 \times 0.29$ mm	tape and reel; thickness 200 μm; die with solder bumps	PCF8564ACX9

^[1] Not to be used for new designs.


5. Marking

Table 2. Marking codes

Type number	Marking code
Die type 1	
PCF8564AU/5BD/1	PC8564A-1
PCF8564AU/5GE/1	PC8564A-1
PCF8564AU/10AA/1	PC8564A-1
Die type 2	
PCF8564AU/5BB/1	PC8564A-1
PCF8564AU/5GB/1	PC8564A-1
PCF8564AU/10AB/1	PC8564A-1
Die type 3	
PCF8564ACX9/1	PC8564A-1
PCF8564ACX9/B/1	PC8564A-1

Real time clock and calendar


6. Block diagram



Real time clock and calendar

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
OSCI	1	oscillator input
OSCO	2	oscillator output
ĪNT	3	interrupt output, open-drain, active LOW
V _{SS}	4	ground[1]
SDA	5	serial data input and output
SCL	6	serial clock input
CLKOUT	7	clock output, push-pull
V_{DD}	8	supply voltage
CLKOE	9	CLKOUT output enable

^[1] The substrate (rear side of the die) is wired to V_{SS} but should not be electrically contacted.

PCF8564A_1 © NXP B.V. 2009. All rights reserved.

Real time clock and calendar

8. Functional description

The PCF8564A contains sixteen 8-bit registers with an auto-incrementing address register, an on-chip 32.768 kHz oscillator with integrated capacitors, a frequency divider which provides the source clock for the RTC, a programmable clock output, a timer, a voltage low detector, and a 400 kHz I²C-bus interface.

All sixteen registers (see <u>Table 4</u>) are designed as addressable 8-bit parallel registers although not all bits are implemented. The first two registers (memory address 00h and 01h) are used as control and/or status registers. The addresses 02h through 08h are used as counters for the clock function (seconds up to years counters). Address locations 09h through 0Ch contain alarm registers which define the conditions for an alarm. Address 0Dh controls the CLKOUT output frequency. 0Eh and 0Fh are the timer control and timer registers, respectively.

The seconds, minutes, hours, days, weekdays, months, years, as well as the minute alarm, hour alarm, day alarm, and weekday alarm registers are all coded in BCD format.

8.1 CLKOUT output

A programmable square wave is available at the CLKOUT pin. Frequencies of 32.768 kHz, 1.024 kHz, 32 Hz and 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator. CLKOUT is a CMOS push-pull output, and if disabled it becomes logic 0.

Real time clock and calendar

8.2 Register organization

Table 4. Register overview

Bit positions labelled as - are not implemented. Bit positions labelled as N should always be written with logic 0. After reset, all registers are set according to <u>Table 27</u>.

Address	Register name	Bit	Bit						
		7	6	5	4	3	2	1	0
Control re	gisters		'	•	'		'	'	· ·
00h	Control_1	TEST1	N	STOP	N	TESTC	N	N	N
01h	Control_2	N	N	N	TI_TP	AF	TF	AIE	TIE
Time and	date registers	·	·	·	·	·	·	·	·
02h	Seconds	VL	SECONDS (0 to 59)						
03h	Minutes	-	- MINUTES (0 to 59)						
04h	Hours	-	HOURS (0 to 23)						
05h	Days	-	-	DAYS (1	to 31)				
06h	Weekdays	-	-	-	-	-	WEEKDA	YS	
07h	Months	С	-	-	MONTH	(1 to 12)	'		
08h	Years	YEARS ((0 to 99)	'	'				
Alarm regi	sters								
09h	Minute_alarm	AE_M	MINUTE	_ALARM (0	to 59)				
0Ah	Hour_alarm	AE_H	-	HOUR_A	LARM (0 to	23)			
0Bh	Day_alarm	AE_D	-	DAY_ALA	ARM (1 to 3	31)			
0Ch	Weekday_alarm	AE_W	-	-	-	-	WEEKDA	Y_ALARI	М
CLKOUT o	ontrol register								
0Dh	CLKOUT_ctrl	FE	-	-	-	-	-	FD	
Timer regi	sters								
0Eh	Timer_ctrl	TE	-	-	-	-	-	TD	
0Fh	Timer	TIMER_\	VALUE						

PCF8564A

Real time clock and calendar

8.3 Control registers

NXP Semiconductors

8.3.1 Register Control_1

Table 5. Control_1 - control and status register 1 (address 00h) bit description

Bit	Symbol	Value	Description	Reference
7	TEST1	0[1]	normal mode;	Section 8.9
			 must be set to logic 0 during normal operations 	
		1	EXT_CLK test mode (see Section 8.9)	
6	N	0[2]	default value	
5	STOP	0[1]	RTC source clock runs	Section 8.10
		1	 RTC divider chain flip-flops are asynchronously set to logic 0 	
			 the RTC clock is stopped (CLKOUT at 32.768 kHz is still available) 	
4	N	0[2]	default value	
3	TESTC	0	Power-On Reset (POR) override facility is disabled;	Section 8.11.1
			 set to logic 0 for normal operation (see <u>Section 8.11.1</u>) 	
		1[1]	Power-On Reset (POR) override is enabled	
2 to 0	N	000[2]	default value	

^[1] Default value.

8.3.2 Register Control_2

Table 6. Control_2 - control and status register 2 (address 01h) bit description

Bit	Symbol	Value	Description	Reference
7 to 5	N	000[1]	default value	
4	TI_TP	0[2]	INT is active when TF is active (subject to the status of TIE)	
		1	INT pulses active according to Table 7 (subject to the status of TIE);	Section 8.3.2.1
			 Remark: note that if AF and AIE are active then INT will be permanently active 	and Section 8.8
3	AF	0[2]	alarm flag inactive	Section 8.3.2.1
		1	alarm flag active	
2 TF		0[2]	timer flag inactive	Section 8.3.2.1
		1	timer flag active	
1	AIE	0[2]	alarm interrupt disabled	Section 8.3.2.1
		1	alarm interrupt enabled	
0	TIE	0[2]	timer interrupt disabled	Section 8.3.2.1
		1	timer interrupt enabled	

^[1] Bits labeled as N should always be written with logic 0.


^[2] Bits labeled as N should always be written with logic 0.

^[2] Default value.

Real time clock and calendar

8.3.2.1 Interrupt output

Bits TF and AF: When an alarm occurs, AF is set to 1. Similarly, at the end of a timer countdown, TF is set to 1. These bits maintain their value until overwritten using the interface. If both timer and alarm interrupts are required in the application, the source of the interrupt can be determined by reading these bits. To prevent one flag being overwritten while clearing another, a logic AND is performed during a write access.



Bits TIE and AIE: These bits activate or deactivate the generation of an interrupt when TF or AF is asserted respectively. The interrupt is the logical OR of these two conditions when both AIE and TIE are set.

Countdown timer interrupts: The pulse generator for the countdown timer interrupt uses an internal clock and is dependent on the selected source clock for the countdown timer and on the countdown value n. As a consequence, the width of the interrupt pulse varies (see Table 7).

Table 7. \overline{INT} operation (bit $TI_TP = 1)$ [1]

Source clock (Hz)	INT period (s)				
	n = 1[2]	n > 1			
4096	1/8192	1/4096			
64	1/128	1/64			
1	1/64	1/64			
1/60	1/64	1/64			

^[1] TF and $\overline{\text{INT}}$ become active simultaneously.

^[2] n = loaded countdown value. Timer is stopped when n = 0.

Real time clock and calendar

8.4 Time and date registers

The majority of the registers are coded in the BCD format to simplify application use.

8.4.1 Register Seconds

Table 8. Seconds - seconds and clock integrity status register (address 02h) bit description

Bit	Symbol	Value	Place value	Description
7	VL	0	-	clock integrity is guaranteed
		1[1]	-	integrity of the clock information is not guaranteed
6 to 4	SECONDS	0 to 5	ten's place	actual seconds coded in BCD format, see Table 9
3 to 0		0 to 9	unit place	


^[1] Start-up value.

Table 9. Seconds coded in BCD format

Seconds value in	Upper-dig	Upper-digit (ten's place)			Digit (unit place)			
decimal	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00	0	0	0	0	0	0	0	
01	0	0	0	0	0	0	1	
02	0	0	0	0	0	1	0	
:								
09	0	0	0	1	0	0	1	
10	0	0	1	0	0	0	0	
:								
58	1	0	1	1	0	0	0	
59	1	0	1	1	0	0	1	

8.4.1.1 Voltage low detector and clock monitor

The PCF8564A has an on-chip voltage low detector. When V_{DD} drops below V_{low} the VL (Voltage Low) flag is set to indicate that the integrity of the clock information is no longer guaranteed. The VL flag can only be cleared by using the interface.



Real time clock and calendar

The VL flag is intended to detect the situation when V_{DD} is decreasing slowly, for example under battery operation. Should the oscillator stop or V_{DD} reach V_{low} before power is re-asserted, then the VL flag will be set. This indicates that the time is possibly corrupted.

8.4.2 Register Minutes

Table 10. Minutes - minutes register (address 03h) bit description

Bit	Symbol	Value	Place value	Description
7	-	-	-	unused
6 to 4	MINUTES	0 to 5	ten's place	actual minutes coded in BCD format
3 to 0		0 to 9	unit place	

8.4.3 Register Hours

Table 11. Hours - hours register (address 04h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
5 to 4	HOURS	0 to 2	ten's place	actual hours coded in BCD format
3 to 0		0 to 9	unit place	

8.4.4 Register Days

Table 12. Days - days register (address 05h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
5 to 4	DAYS[1]	0 to 3	ten's place	actual day coded in BCD format
3 to 0		0 to 9	unit place	-

^[1] The PCF8564A compensates for leap years by adding a 29th day to February if the year counter contains a value which is exactly divisible by 4, including the year 00.

8.4.5 Register Weekdays

Table 13. Weekdays - weekdays register (address 06h) bit description

Bit	Symbol	Value	Description
7 to 3	-	-	unused
2 to 0	WEEKDAYS	0 to 6	actual weekday values, see Table 14

Real time clock and calendar

Table 14. Weekday assignments

Day[1]	Bit				
	2	1	0		
Sunday	0	0	0		
Monday	0	0	1		
Tuesday	0	1	0		
Wednesday	0	1	1		
Thursday	1	0	0		
Friday	1	0	1		
Saturday	1	1	0		

^[1] Definition may be re-assigned by the user.

8.4.6 Register Months

Table 15. Months - months and century flag register (address 07h) bit description

Bit	Symbol	Value	Place value	Description
7	C[1]	0[2]	-	indicates the century is x
		1	-	indicates the century is x + 1
6 to 5	-	-	-	unused
4	MONTHS	0 to 1	ten's place	actual month coded in BCD format, see Table 16
3 to 0		0 to 9	unit place	

^[1] This bit may be re-assigned by the user.

Table 16. Month assignments coded in BCD format

Month	Upper-digit (ten's place)	Digit (unit place)				
	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
January	0	0	0	0	1	
February	0	0	0	1	0	
March	0	0	0	1	1	
April	0	0	1	0	0	
May	0	0	1	0	1	
June	0	0	1	1	0	
July	0	0	1	1	1	
August	0	1	0	0	0	
September	0	1	0	0	1	
October	1	0	0	0	0	
November	1	0	0	0	1	
December	1	0	0	1	0	

^[2] This bit is toggled when the register Years overflows from 99 to 00.

8.4.7 Register Years

Table 17. Years - years register (08h) bit description


Bit	Symbol	Value	Place value	Description
7 to 4	YEARS	0 to 9	ten's place	actual year coded in BCD format[1]
3 to 0		0 to 9	unit place	

^[1] When the register Years overflows from 99 to 00, the century bit C in the register Months is toggled.

The PCF8564A compensates for leap years by adding a 29th day to February if the year counter contains a value which is divisible by 4, including the year 00.

8.5 Setting and reading the time

Figure 6 shows the data flow and data dependencies starting from the 1 Hz clock tick.




During read/write operations, the time counting circuits (memory locations 02h through 08h) are blocked.

This prevents

- Faulty reading of the clock and calendar during a carry condition
- · Incrementing the time registers, during the read cycle

After this read/write access is completed, the time circuit is released again and any pending request to increment the time counters, that occurred during the read access, is serviced. A maximum of 1 request can be stored; therefore, all accesses must be completed within 1 second (see Figure 7).

Real time clock and calendar



As a consequence of this method, it is very important to make a read or write access in one go, that is, setting or reading seconds through to years should be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

As an example, if the time (seconds through to hours) is set in one access and then in a second access the date is set, it is possible that the time may increment between the two accesses. A similar problem exists when reading. A roll over may occur between reads thus giving the minutes from one moment and the hours from the next.

Recommended method for reading the time:

- 1. Send a START condition and the slave address for write (A2h).
- 2. Set the address pointer to 2 (seconds) by sending 02h.
- 3. Send a RE-START condition or STOP followed by START.
- 4. Send the slave address for read (A3h).
- 5. Read the seconds.
- 6. Read the minutes.
- 7. Read the hours.
- 8. Read the days.
- 9. Read the weekdays.
- 10. Read the century and month.
- 11. Read the years.
- 12. Send a STOP condition.

8.6 Alarm registers

8.6.1 Register Minute_alarm

Table 18. Minute_alarm - minute alarm register (address 09h) bit description

Bit	Symbol	Value	Place value	Description
7	AE_M	0	-	minute alarm is enabled
		1[1]	-	minute alarm is disabled
6 to 4	MINUTE_ALARM	0 to 5	ten's place	minute alarm information coded in BCD
3 to 0	0 0	0 to 9	unit place	format

^[1] Default value.

Real time clock and calendar

8.6.2 Register Hour_alarm

Table 19. Hour_alarm - hour alarm register (address 0Ah) bit description

Bit	Symbol	Value	Place value	Description
7	7 AE_H	0	-	hour alarm is enabled
	1[1]	-	hour alarm is disabled	
6	-	-	-	unused
5 to 4	HOUR_ALARM	0 to 2	ten's place	hour alarm information coded in BCD
3 to 0		0 to 9	unit place	format

^[1] Default value.

8.6.3 Register Day_alarm

Table 20. Day_alarm - day alarm register (address 0Bh) bit description

Bit	Symbol	Value	Place value	Description
7	AE_D	0	-	day alarm is enabled
		1[1]	-	day alarm is disabled
6	-	-	-	unused
5 to 4	DAY_ALARM	0 to 3	ten's place	day alarm information coded in BCD
3 to 0		0 to 9	unit place	format

^[1] Default value.

8.6.4 Register Weekday_alarm

Table 21. Weekday_alarm - weekday alarm register (address 0Ch) bit description

n
larm is enabled
larm is disabled
larm information coded in BCD format

^[1] Default value.


8.6.5 Alarm flag

By clearing the MSB of one or more of the alarm registers AE_x (Alarm Enable), the corresponding alarm condition(s) are active. When an alarm occurs, AF is set to logic 1. The asserted AF can be used to generate an interrupt (\overline{INT}). The AF is cleared using the interface.

The registers at addresses 09h through 0Ch contain alarm information. When one or more of these registers is loaded with a valid minute, hour, day or weekday and its corresponding Alarm Enable bit (AE_x) is logic 0, then that information is compared with the current minute, hour, day and weekday. When all enabled comparisons first match, the Alarm Flag (AF in register Control_2) is set to logic 1.

Real time clock and calendar

The generation of interrupts from the alarm function is controlled via bit AIE. If bit AIE is enabled, the $\overline{\text{INT}}$ pin follows the condition of bit AF. AF will remain set until cleared by the interface. Once AF has been cleared it will only be set again when the time increments to match the alarm condition once more. Alarm registers which have their AE_x bit at logic 1 are ignored.



8.7 Register CLKOUT_ctrl and clock output

A programmable square wave is available at pin CLKOUT. Operation is controlled by the FE bit in register CLKOUT_ctrl at address 0Dh and the CLKOUT output enable pin (CLKOE). To enable pin CLKOUT pin CLKOE must be set HIGH.

Frequencies of 32.768 kHz (default), 1.024 kHz, 32 Hz and 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator.

10

11

Real time clock and calendar

D:4	0	17.1	Barrier State .
Bit	Symbol	Value	Description
7	FE	0	the CLKOUT output is inhibited and CLKOUT output is set to logic 0
		1[1]	the CLKOUT output is activated
6 to 2	2 -	-	unused
1 to 0) FD[1:0]		frequency output at pin CLKOUT
		00[1]	32.768 kHz
		01	1.024 kHz

32 Hz 1 Hz

Table 22. CLKOUT_ctrl - CLKOUT control register (address 0Dh) bit description

8.8 Timer function

The 8-bit countdown timer at address 0Fh is controlled by the timer control register at address 0Eh. The timer control register determines one of 4 source clock frequencies for the timer (4.096 kHz, 64 Hz, 1 Hz, or $^{1}/_{60}$ Hz) and enables or disables the timer. The timer counts down from a software-loaded 8-bit binary value. At the end of every countdown, the timer sets the TF (Timer Flag) to logic 1. The TF may only be cleared using the interface.

The generation of interrupts from the timer function is controlled via bit TIE. If bit TIE is enabled the $\overline{\text{INT}}$ pin follows the condition of bit TF. The interrupt may be generated as a pulsed signal every countdown period or as a permanently active signal which follows the condition of the timer flag TF. TI_TP is used for this mode control. When reading the timer, the current countdown value is returned.

8.8.1 Register Timer_ctrl

Table 23. Timer_ctrl - timer control register (address 0Eh) bit description

Bit	Symbol	Value	Description
7	TE	0[1]	timer is disabled
		1	timer is enabled
6 to 2	-	-	unused
1 to 0 TD[1:0]			timer source clock frequency select ^[2]
		00	4.096 kHz
		01	64 Hz
		10	1 Hz
		11[2]	¹⁄ ₆₀ Hz

^[1] Default value.

^[1] Default value.

^[2] These bits determine the source clock for the countdown timer; when not in use, TD[1:0] should be set to $\frac{1}{60}$ Hz for power saving.

8.8.2 Register Timer

Table 24. Timer - timer register (address 0Fh) bit description

Bit	Symbol	Value	Description
7 to 0	TIMER_VALUE[7:0]	00h to FFh	countdown value = n;
			$CountdownPeriod = \frac{n}{SourceClockFrequency}$

Table 25. Timer register bits value range

Bit							
7	6	5	4	3	2	1	0
128	64	32	16	8	4	2	1

The timer register is an 8-bit binary countdown timer. It is enabled or disabled via the timer control register. The source clock for the timer is also selected by the timer control register. Other timer properties such as single or periodic interrupt generation are controlled via the register Control_2 (address 01h).

For accurate read back of the count down value, the I²C-bus clock (SDA) must be operating at a frequency of at least twice the selected timer clock. Since it is not possible to freeze the countdown timer counter during read back, it is recommended to read the register twice and check for consistent results.

8.9 EXT CLK test mode

The test mode is entered by setting the TEST1 bit of register Control_1 to logic 1. The CLKOUT pin then becomes an input. The test mode replaces the internal 64 Hz signal with that applied to the CLKOUT pin. Every 64 positive edges applied to CLKOUT then generates an increment of one second.

The signal applied to the CLKOUT pin should have a minimum pulse width of 300 ns and a maximum period of 1000 ns. The 64 Hz clock, now sourced from CLKOUT, is divided down to 1 Hz by a 2⁶ divide chain called a prescaler. The prescaler can be set to a known state by using the STOP bit. When the STOP bit is set, the prescaler is reset to logic 0. (STOP must be cleared before the prescaler can operate.)

From a STOP condition, the first 1 second increment will take place after 32 positive edges on CLKOUT. Thereafter, every 64 positive edges will cause a 1 second increment.

Remark: Entry into EXT_CLK test mode is not synchronized to the internal 64 Hz clock. When entering the test mode, no assumption as to the state of the prescaler can be made.

8.9.1 Operation example

- 1. Set EXT_CLK test mode (Bit 7 Control_1 = 1).
- 2. Set STOP (Bit 5 Control 1 = 1).
- 3. Clear STOP (Bit 5 Control $_1 = 0$).
- 4. Set time registers to desired value.
- 5. Apply 32 clock pulses to CLKOUT.
- 6. Read time registers to see the first change.


Real time clock and calendar

- 7. Apply 64 clock pulses to CLKOUT.
- 8. Read time registers to see the second change.

Repeat 7 and 8 for additional increments.


8.10 STOP bit function

The function of the STOP bit is to allow for accurate starting of the time circuits. The STOP bit function will cause the upper part of the prescaler (F_2 to F_{14}) to be held in reset and thus no 1 Hz ticks will be generated (see <u>Figure 9</u>). The time circuits can then be set and will not increment until the STOP bit is released (see <u>Figure 10</u> and <u>Table 26</u>).



The STOP bit function will not affect the output of 32.768 kHz on CLKOUT, but will stop the generation of 1.024 kHz, 32 Hz and 1 Hz.

The lower two stages of the prescaler (F_0 and F_1) are not reset and because the I²C-bus is asynchronous to the crystal oscillator, the accuracy of re-starting the time circuits will be between zero and one 8.192 kHz cycle (see Figure 10).



Real time clock and calendar

Table 26. First increment of time circuits after STOP bit release

Bit	Prescaler bits	<u>[1]</u>	1 Hz tick	Time	Comment
STOP	F_0F_1 - F_2 to F_{14}			hh:mm:ss	
Clock is	running normally				
0	01-0 0001 1101 0100			12:45:12	prescaler counting normally
STOP bi	it is activated by user.	F ₀ F ₁ a	are not rese	t and values ca	nnot be predicted externally
1	XX-0 0000 0000 0000			12:45:12	prescaler is reset; time circuits are frozen
New tim	e is set by user				
1	XX-0 0000 0000 0000			08:00:00	prescaler is reset; time circuits are frozen
STOP bi	it is released by user				
0	XX-0 0000 0000 0000	,	o	08:00:00	prescaler is now running
	XX-1 0000 0000 0000			08:00:00	-
	XX-0 1000 0000 0000	507		08:00:00	-
	XX-1 1000 0000 0000	0 507843-0 507838		08:00:00	-
	:	8 <u>7</u> 02		:	:
	11-1 1111 1111 1110	č	⁵ ↓ ↓_ _	08:00:00	-
	00-0 0000 0000 0001			08:00:01	0 to 1 transition of F ₁₄ increments the time circuits
	10-0 0000 0000 0001			08:00:01	-
	:		,	:	:
	11-1 1111 1111 1111			08:00:01	-
	00-0 0000 0000 0000		8	08:00:01	-
	10-0 0000 0000 0000			08:00:01	-
	:			:	-
	11-1 1111 1111 1110			08:00:01	-
	00-0 0000 0000 0001			08:00:02	0 to 1 transition of F ₁₄ increments the time circuits

[1] F_0 is clocked at 32.768 kHz.

The first increment of the time circuits is between 0.507813 s and 0.507935 s after STOP bit is released. The uncertainty is caused by the prescaler bits F_0 and F_1 not being reset (see <u>Table 26</u>) and the unknown state of the 32 kHz clock.

8.11 Reset

The PCF8564A includes an internal reset circuit which is active whenever the oscillator is stopped. In the reset state the I²C-bus logic is initialized including the address pointer and all registers are set according to <u>Table 27</u>. I²C-bus communication is not possible during reset.

Real time clock and calendar


Address	Register name	Bit							
		7	6	5	4	3	2	1	0
00h	Control_1	0	0	0	0	1	0	0	0
01h	Control_2	0	0	0	0	0	0	0	0
02h	Seconds	1	Х	Х	Х	Х	Х	Х	Х
03h	Minutes	Х	Х	Х	Х	Х	Х	Х	х
04h	Hours	х	Х	Х	Х	Х	Х	Х	х
05h	Days	х	Х	Х	Х	Х	Х	Х	х
06h	Weekdays	х	Х	Х	Х	Х	Х	Х	х
07h	Months	х	Х	Х	Х	Х	Х	Х	х
08h	Years	х	Х	Х	Х	Х	Х	Х	х
09h	Minute_alarm	1	Х	Х	Х	Х	Х	Х	х
0Ah	Hour_alarm	1	Х	Х	Х	Х	Х	Х	х
0Bh	Day_alarm	1	Х	Х	Х	Х	Х	Х	х
0Ch	Weekday_alarm	1	Х	Х	Х	Х	Х	Х	х
0Dh	CLKOUT_ctrl	1	Х	Х	Х	Х	Х	0	0
0Eh	Timer_ctrl	0	X	Х	Х	Х	Х	1	1
0Fh	Timer	Х	X	Х	Х	Х	Х	X	х

Table 27. Register reset values[1]

8.11.1 Power-On Reset (POR) override

The POR duration is directly related to the crystal oscillator start-up time. Due to the long start-up times experienced by these types of circuits, a circuit has been implemented to disable the POR and speed up functional test of the module. The setting of this mode requires that the I²C signals on the pins SDA and SCL are toggled as illustrated in Figure 11. All timings shown are required minimums.

Once the override mode has been entered, the chip immediately stops, being reset, and normal operation may begin, i.e., entry into the EXT_CLK test mode via I²C access. The override mode may be cleared by writing logic 0 to TESTC. TESTC must be set to logic 1 before re-entry into the override mode is possible. Setting TESTC to logic 0 during normal operation has no effect, except to prevent entry into the POR override mode.



^[1] Registers marked 'x' are undefined at power-on and unchanged by subsequent resets.


Real time clock and calendar

9. Characteristics of the I²C-bus

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial Data Line (SDA) and a Serial Clock Line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.


9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal (see Figure 12).



9.2 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the STOP condition (P), see Figure 13.



9.3 System configuration

A device generating a message is a transmitter, a device receiving a message is the receiver. The device that controls the message is the master; and the devices which are controlled by the master are the slaves (see Figure 14).

Real time clock and calendar




9.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte.
- Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

Acknowledgement on the I²C-bus is shown in Figure 15.



Real time clock and calendar

10. I²C-bus protocol

10.1 Addressing


Before any data is transmitted on the I^2C -bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure.

The PCF8564A acts as a slave receiver or slave transmitter. Therefore, the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.

Two slave addresses are reserved for the PCF8564A:


Read: A3h (1010 0011) Write: A2h (1010 0010)

The PCF8564A slave address is shown in Figure 15.





10.2 Clock and calendar READ or WRITE cycles

Figure 17, Figure 18, and Figure 19 show the I²C-bus configuration for the different PCF8564A READ and WRITE cycles. The word address is a 4-bit value that defines which register is to be accessed next. The upper four bits of the word address are not used.




Real time clock and calendar





Real time clock and calendar

11. Internal circuitry



12. Limiting values

Table 28. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+6.5	V
V_{I}	input voltage		-0.5	+6.5	V
Vo	output voltage		-0.5	+6.5	V
I_{DD}	supply current		-50.0	+50.0	mΑ
I _I	input current		-10.0	+10.0	mΑ
I _O	output current		-10.0	+10.0	mΑ
I _{SS}	ground supply current		-50.0	+50.0	mΑ
P _{tot}	total power dissipation		-	300	mW
T _{amb}	ambient temperature		-40.0	+85	°C
V_{ESD}	electrostatic discharge voltage	HBM	<u>[1]</u>		
		die type 1 and 3	-	±2500	V
		die type 2	-	±3500	V
		MM	[2]		
		die type 1 and 3	-	±200	V
		die type 2	-	±250	V
I _{lu}	latch-up current	all pins but OSCI	[3]	100	mΑ
T _{stg}	storage temperature		[4] –65.0	+150	°C

^[1] Pass level; Human Body Model (HBM) according to Ref. 6 "JESD22-A114".

^[2] Pass level; Machine Model (MM), according to Ref. 7 "JESD22-A115".

^[3] Pass level; latch-up testing, according to Ref. 8 "JESD78" at maximum ambient temperature ($T_{amb(max)} = +85$ °C).

^[4] According to the NXP store and transport conditions (see Ref. 10 "SNW-SQ-623") the devices have to be stored at a temperature of +5 °C to +45 °C and a humidity of 25 % to 75 %.

Real time clock and calendar

© NXP B.V. 2009. All rights reserved.

13. Static characteristics

Table 29. Static characteristics

 V_{DD} = 1.8 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 40 k Ω ; C_L = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplies							
V_{DD}	supply voltage	interface inactive; T _{amb} = 25 °C	[1]	1.0	-	5.5	V
		interface active; f _{SCL} = 400 kHz	<u>[1]</u>	1.8	-	5.5	V
		for clock data integrity; T _{amb} = 25 °C		V_{low}	-	5.5	V
I _{DD}	supply current	interface active					
		$f_{SCL} = 400 \text{ kHz}$		-	-	800	μΑ
		$f_{SCL} = 100 \text{ kHz}$		-	-	200	μΑ
		interface inactive ($f_{SCL} = 0 \text{ Hz}$); CLKOUT disabled; $T_{amb} = 25 \text{ °C}$	[2] [3] [4]				
		$V_{DD} = 5.0 \text{ V}$		-	275	550	nA
		$V_{DD} = 3.0 \text{ V}$		-	250	500	nA
		$V_{DD} = 2.0 \text{ V}$		-	225	450	nA
		interface inactive ($f_{SCL} = 0 \text{ Hz}$); CLKOUT disabled; $T_{amb} = -40 \text{ °C to } +85 \text{ °C}$	[2] [3] [4]				
		$V_{DD} = 5.0 \text{ V}$		-	500	750	nA
		$V_{DD} = 3.0 \text{ V}$		-	400	650	nA
		$V_{DD} = 2.0 \text{ V}$		-	400	600	nA
		interface inactive ($f_{SCL} = 0 \text{ Hz}$); CLKOUT enabled at 32 kHz; $T_{amb} = 25 \text{ °C}$	[4] [5] [6]				
		$V_{DD} = 5.0 \text{ V}$		-	1500	3000	nA
		$V_{DD} = 3.0 \text{ V}$		-	1000	2000	nA
		$V_{DD} = 2.0 \text{ V}$		-	700	1400	nA
		interface inactive ($f_{SCL} = 0 \text{ Hz}$); CLKOUT enabled at 32 kHz; $T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$	[4] [5] [6]				
		$V_{DD} = 5.0 \text{ V}$		-	1700	3400	nA
		$V_{DD} = 3.0 \text{ V}$		-	1100	2200	nA
		$V_{DD} = 2.0 \text{ V}$		-	800	1600	nA
Inputs							
VI	input voltage	on pins SDA and SCL		-0.5	-	+5.5	V
		on pins CLKOE and CLKOUT (test mode)		-0.5	-	V _{DD} + 0.5	V
V _{IL}	LOW-level input voltage			-	-	0.3V _{DD}	V

Real time clock and calendar

Table 29. Static characteristics ... continued

 V_{DD} = 1.8 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 40 k Ω ; C_L = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{IH}	HIGH-level input voltage		$0.7V_{DD}$	-	-	V
I _{LI}	input leakage current	$V_I = V_{DD}$ or V_{SS}	–1	0	+1	μΑ
Ci	input capacitance		<u>[7]</u> -	-	7	pF
Outputs						
Vo	output voltage	on pin CLKOUT	-0.5	-	$V_{DD} + 0.5$	V
		on pin $\overline{\text{INT}}$	-0.5	-	+5.5	V
I _{OL} LOW-level output current		on pin SDA; $V_{OL} = 0.4 \text{ V}; V_{DD} = 5 \text{ V}$	3	-	-	mA
		on pin \overline{INT} ; $V_{OL} = 0.4 \text{ V}$; $V_{DD} = 5 \text{ V}$	–1	-	-	mA
		on pin CLKOUT: V _{OL} = 0.4 V; V _{DD} = 5 V	–1	-	-	mA
I _{OH}	HIGH-level output current	on pin CLKOUT; $V_{OH} = 4.6 \text{ V}; V_{DD} = 5 \text{ V}$	1	-	-	mA
I_{LO}	output leakage current	$V_O = V_{DD}$ or V_{SS}	-1	0	+1	μΑ
Voltage dete	ctor					
V_{low}	low voltage	T _{amb} = 25 °C	-	0.9	1.0	V

^[1] For reliable oscillator start-up at power-on: $V_{DD(po)min} = V_{DD(min)} + 0.3 \text{ V}$.

^[2] Timer source clock = $\frac{1}{60}$ Hz.

^[3] CLKOUT disabled (FE = 0 or CLKOE = 0).

^[4] V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD} .


^[5] CLKOUT is open circuit.


^[6] Current consumption when the CLKOUT pin is enabled is a function of the load on the pin, the output frequency, and the supply voltage. The additional current consumption for a given load is calculated from: $I_{DD} = C \times V_{DD} \times F_{CLKOUT}$.

^[7] Tested on sample basis.

PCF8564A NXP Semiconductors

Real time clock and calendar





 T_{amb} = 25 °C; timer = 1 minute; CLKOUT disabled.

 T_{amb} = 25 °C; timer = 1 minute; CLKOUT = 32 kHz.

Fig 21. I_{DD} as a function of V_{DD}





Fig 22. I_{DD} as a function of V_{DD}



 $V_{DD} = 3 \text{ V}$; timer = 1 minute; CLKOUT = 32 kHz.

Fig 23. I_{DD} as a function of T

Product data sheet

 T_{amb} = 25 °C; normalized to V_{DD} = 3 V.

Fig 24. Frequency deviation as a function of V_{DD}

28 of 44

14. Dynamic characteristics

Table 30. Dynamic characteristics

 V_{DD} = 1.8 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; f_{osc} = 32.768 kHz; quartz R_s = 40 k Ω ; C_L = 8 pF; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Oscillator							
C _{L(itg)}	integrated load capacitance		<u>[1]</u>	6	8	10	pF
$\Delta f_{\rm osc}/f_{\rm osc}$	relative oscillator frequency variation	ΔV_{DD} = 200 mV; T_{amb} = 25 °C		-	0.2	-	ppm
Quartz cry	stal parameters						
R_s	series resistance			-	-	100	$k\Omega$
C_L	load capacitance			-	8	-	pF
CLKOUT o	output						
δ_{CLKOUT}	duty cycle on pin CLKOUT		[2]	-	50	-	%
I ² C-bus tin	ning characteristics (see <u>Figure 25</u>)[3][4	<u>1]</u>					
f _{SCL}	SCL clock frequency			-	-	400	kHz
t _{HD;STA}	hold time (repeated) START condition			0.6	-	-	μs
t _{SU;STA}	set-up time for a repeated START condition			0.6	-	-	μs
t_{LOW}	LOW period of the SCL clock			1.3	-	-	μs
t _{HIGH}	HIGH period of the SCL clock			0.6	-	-	μs
t _r	rise time of both SDA and SCL signals			-	-	0.3	μs
t _f	fall time of both SDA and SCL signals			-	-	0.3	μs
C _b	capacitive load for each bus line			-	-	400	pF
t _{SU;DAT}	data set-up time			100	-	-	ns
t _{HD;DAT}	data hold time			0	-	-	ns
t _{SU;STO}	set-up time for STOP condition			0.6	-	-	μs
t _{w(spike)}	spike pulse width			-	-	50	ns


 $[\]text{[1]} \quad \text{Integrated load capacitance, $C_{\text{L(itg)}}$, is a calculation of C_{OSCI} and C_{OSCO} in series: $C_{L(itg)}$ = $\frac{(C_{OSCI} \cdot C_{OSCO})}{(C_{OSCI} + C_{OSCO})}$. }$

^[2] Unspecified for $f_{CLKOUT} = 32.768 \text{ kHz}$.


^[3] All timing values are valid within the operating supply voltage at ambient temperature and referenced to V_{IL} and V_{IH} with an input voltage swing of V_{SS} to V_{DD}.

^[4] A detailed description of the I^2C -bus specification is given in Ref. 11 "UM10204".

Real time clock and calendar



15. Application information



Real time clock and calendar

16. Bare die outline




Fig 27. Bare die outline of PCF8564AU

Real time clock and calendar

Table 31. Bonding pad description for all PCF8564AU types

All x/y coordinates represent the position of the center of each pad with respect to the center (x/y = 0) of the chip; see Figure 27.

Symbol	Pad	Χ (μm)	Υ (μm)	Description
OSCI	1	-523.0	689.4	oscillator input
OSCO	2	-523.0	469.4	oscillator output
ĪNT	3	-523.0	-429.8	open-drain interrupt output (active LOW)
V _{SS}	4	-523.0	-684.4	ground (substrate)
SDA	5	524.9	-523.8	serial data I/O
SCL	6	524.9	-138.6	serial clock input
CLKOUT	7	524.9	162.5	CMOS push-pull clock output
V_{DD}	8	524.9	443.3	supply
CLKOE	9	524.9	716.3	CLKOUT output enable




Fig 28. Bare die outline of PCF8564ACX9

Table 32. Solder bump description for all PCF8564ACX types

All x/y coordinates represent the position of the center of each bump with respect to the center (x/y = 0) of the chip; see Figure 28.

Symbol	Bump	Χ (μm)	Υ (μm)	Description
OSCI	1	-368	738	oscillator input
OSCO	2	-368	188	oscillator output
ĪNT	3	-368	-262	open-drain interrupt output (active LOW)
V_{SS}	4	-368	-712	ground (substrate)
SDA	5	362	-712	serial data I/O
SCL	6	362	-262	serial clock input
CLKOUT	7	362	188	CMOS push-pull clock output
V_{DD}	8	0	456	supply
CLKOE	9	362	738	CLKOUT output enable

Real time clock and calendar




Table 33. Alignment marks of all PCF8564A types

All x/y coordinates represent the position of the REF point (see <u>Figure 29</u>) with respect to the center (x/y = 0) of the chip; see <u>Figure 27</u> and <u>Figure 28</u>.

Alignment markers	Size (μm)	Χ (μm)	Υ (μm)
C1	100 × 100	465.2	-826.3
C2	100 × 100	-523.0	890.0
F	90×117	-569.9	-885.5


17. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in *JESD625-A*, *IEC 61340-5* or equivalent standards.


Real time clock and calendar

18. Packing information

18.1 Wafer and FFC information



Real time clock and calendar



Real time clock and calendar

18.2 Tape and reel information





Table 34. Tape and reel dimensions [1]

Dimension	Description	Value
W	tape width	8 mm
A0	pocket length	1.5 mm
B0	pocket width	2.2 mm
K0	pocket depth	0.25 mm
P1	pocket pitch	4 mm

^[1] Die is placed in pocket bump side down.



19. Soldering of WLCSP packages

19.1 Introduction to soldering WLCSP packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering WLCSP (Wafer Level Chip-Size Packages) can be found in application note AN10439 "Wafer Level Chip Scale Package" and in application note AN10365 "Surface mount reflow soldering description".

Wave soldering is not suitable for this package.

PCF8564A_1 © NXP B.V. 2009. All rights reserved.

All NXP WLCSP packages are lead-free.

19.2 Board mounting

Board mounting of a WLCSP requires several steps:

- 1. Solder paste printing on the PCB
- 2. Component placement with a pick and place machine
- 3. The reflow soldering itself

19.3 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 34</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues, such as smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature), and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic) while being low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 35.


Table 35. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm³)					
	< 350 350 to 2000					
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 34.

Real time clock and calendar



For further information on temperature profiles, refer to application note *AN10365* "Surface mount reflow soldering description".

19.3.1 Stand off

The stand off between the substrate and the chip is determined by:

- The amount of printed solder on the substrate
- The size of the solder land on the substrate
- The bump height on the chip

The higher the stand off, the better the stresses are released due to TEC (Thermal Expansion Coefficient) differences between substrate and chip.

19.3.2 Quality of solder joint

A flip-chip joint is considered to be a good joint when the entire solder land has been wetted by the solder from the bump. The surface of the joint should be smooth and the shape symmetrical. The soldered joints on a chip should be uniform. Voids in the bumps after reflow can occur during the reflow process in bumps with high ratio of bump diameter to bump height, i.e. low bumps with large diameter. No failures have been found to be related to these voids. Solder joint inspection after reflow can be done with X-ray to monitor defects such as bridging, open circuits and voids.

19.3.3 Rework

In general, rework is not recommended. By rework we mean the process of removing the chip from the substrate and replacing it with a new chip. If a chip is removed from the substrate, most solder balls of the chip will be damaged. In that case it is recommended not to re-use the chip again.

Real time clock and calendar

Device removal can be done when the substrate is heated until it is certain that all solder joints are molten. The chip can then be carefully removed from the substrate without damaging the tracks and solder lands on the substrate. Removing the device must be done using plastic tweezers, because metal tweezers can damage the silicon. The surface of the substrate should be carefully cleaned and all solder and flux residues and/or underfill removed. When a new chip is placed on the substrate, use the flux process instead of solder on the solder lands. Apply flux on the bumps at the chip side as well as on the solder pads on the substrate. Place and align the new chip while viewing with a microscope. To reflow the solder, use the solder profile shown in application note *AN10365 "Surface mount reflow soldering description"*.

19.3.4 Cleaning

Cleaning can be done after reflow soldering.

20. Abbreviations

Table 36. Abbreviations

Acronym	Description
BCD	Binary Coded Decimal
CMOS	Complementary Metal Oxide Semiconductor
FFC	Film Frame Carrier
НВМ	Human Body Model
I ² C	Inter-Integrated Circuit
IC	Integrated Circuit
LSB	Least Significant Bit
MM	Machine Model
MOS	Metal Oxide Semiconductor
MSB	Most Significant Bit
MSL	Moisture Sensitivity Level
PCB	Printed-Circuit Board
POR	Power-On Reset
ROM	Read Only Memory
RTC	Real Time Clock
SCL	Serial Clock Line
SDA	Serial Data Line
SRAM	Static Random Access Memory
WLCSP	Wafer Level Chip-Size Package

21. References

- [1] AN10365 Surface mount reflow soldering description
- [2] AN10706 Handling bare die
- [3] IEC 60134 Rating systems for electronic tubes and valves and analogous semiconductor devices
- [4] IEC 61340-5 Protection of electronic devices from electrostatic phenomena
- [5] IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices
- [6] **JESD22-A114** Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)
- [7] JESD22-A115 Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM)
- [8] JESD78 IC Latch-Up Test
- [9] **JESD625-A** Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices
- [10] SNW-SQ-623 NXP store and transport conditions
- [11] UM10204 I²C-bus specification and user manual

Real time clock and calendar

22. Revision history

Table 37. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCF8564A_1	20091008	Product data sheet	-	-

Real time clock and calendar

23. Legal information

23.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

23.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

23.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Bare die — All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.

NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

23.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

24. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PCF8564A_1 © NXP B.V. 2009. All rights reserved.

Real time clock and calendar

25. Contents

_		_	_	-0	
1	General description		0	I ² C-bus protocol	
2	Features	•	0.1	Addressing	
3	Applications	ı	0.2	Clock and calendar READ or WRITE cycles .	
4	Ordering information	_	1	Internal circuitry	
5	Marking	2 1	2	Limiting values	25
6	Block diagram		3	Static characteristics	26
7	Pinning information		4	Dynamic characteristics	29
7.1	Pinning	_	5	Application information	30
7.2	Pin description		6	Bare die outline	31
8	Functional description		7	Handling information	34
8.1	CLKOUT output		8	Packing information	
8.2	Register organization		8.1	Wafer and FFC information	
8.3	Control registers		8.2	Tape and reel information	
8.3.1	Register Control_1	7	9	Soldering of WLCSP packages	
8.3.2	Register Control_2	7 '	9.1		
8.3.2.1	Interrupt output	o 1	9.1	Introduction to soldering WLCSP packages	
8.4	Time and date registers	a	9.2	Board mounting	
8.4.1	Register Seconds	α	9.3.1	Stand off	
8.4.1.1	Voltage low detector and clock monitor	9 1	9.3.2	Quality of solder joint	
8.4.2	Register Minutes 1	וח	9.3.3	Rework	
8.4.3	Register Hours 1	ΙΛ	9.3.4	Cleaning	
8.4.4	Register Days	ا0		Abbreviations	
8.4.5	Register Weekdays 1	10	20		
8.4.6	Register Months 1		21	References	
8.4.7	Register Years 1		22	Revision history	42
8.5	Setting and reading the time	_	23	Legal information	43
8.6	Alarm registers		23.1	Data sheet status	43
8.6.1	Register Minute_alarm 1		23.2	Definitions	43
8.6.2	Register Hour_alarm 1		23.3	Disclaimers	43
8.6.3	Register Day_alarm		23.4	Trademarks	43
8.6.4	Register Weekday_alarm		4	Contact information	43
8.6.5		14 2	25	Contents	
8.7	Register CLKOUT_ctrl and clock output 1	15			
8.8	Timer function	-			
8.8.1	Register Timer_ctrl				
8.8.2	Register Timer				
8.9	EXT_CLK test mode				
8.9.1	Operation example				
8.10 8.11	STOP bit function	10			
8.11.1	Reset				
9	Characteristics of the I ² C-bus				
	Bit transfer				
9.1					
9.2	START and STOP conditions				
9.3 9.4	System configuration				
9.4	Acknowledge 2				



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com