



# P89V660/662/664

8-bit 80C51 5 V low power 16 kB/32 kB/64 kB flash  
microcontroller with 512 B/1 kB/2 kB RAM, dual I<sup>2</sup>C-bus, SPI

Rev. 02 — 29 January 2008

Product data sheet

## 1. General description

---

The P89V660/662/664 are 80C51 microcontrollers with 16 kB/32 kB/64 kB flash and 512 B/1 kB/2 kB of data RAM. These devices are designed to be drop-in and software compatible replacements for the P89C660/662/664 devices. Both the In-System Programming (ISP) and In-Application Programming (IAP) boot codes are upward compatible.

Additional features of the P89V660/662/664 devices when compared to the P89C660/662/664 devices are the inclusion of a secondary 100 kHz byte-wide I<sup>2</sup>C-bus interface, an SPI interface, four additional I/O pins (Port 4), and the ability to erase code memory in 128-byte pages.

The IAP capability combined with the 128-byte page size allows for efficient use of the code memory for non-volatile data storage.

## 2. Features

---

### 2.1 Principal features

- Dual 100 kHz byte-wide I<sup>2</sup>C-bus interfaces
- 128-byte page erase for efficient use of code memory as non-volatile data storage
- 0 MHz to 40 MHz operating frequency in 12x mode, 20 MHz in 6x mode
- 16 kB/32 kB/64 kB of on-chip flash user code memory with ISP and IAP
- 512 B/1 kB/2 kB RAM
- SPI (Serial Peripheral Interface) and enhanced UART
- PCA (Programmable Counter Array) with PWM and Capture/Compare functions
- Three 16-bit timers/counters
- Four 8-bit I/O ports, one 4-bit I/O port
- WatchDog Timer (WDT)

### 2.2 Additional features

- 30 ms page erase, 150 ms block erase
- Support for 12-clock (default) or 6-clock mode selection via ISP or parallel programmer
- PLCC44 and TQFP44 packages
- Ten interrupt sources with four priority levels
- Second DPTR register
- Low EMI mode (ALE inhibit)
- Power-down mode with external interrupt wake-up

- Idle mode

### 2.3 Comparison to the P89C660/662/664 devices

- **SPI interface.** The P89V660/662/664 devices include an SPI interface that was not present on the P89C660/662/664 devices.
- **Dual I<sup>2</sup>C-bus interfaces.** The P89V660/662/664 devices have two I<sup>2</sup>C-bus interfaces. The P89C660/662/664 devices have one.
- **More I/O pins.** The P89V660/662/664 devices have an additional four-bit I/O port, Port 4.
- The **6x/12x mode** on the P89V660/662/664 devices is **programmable** and erasable using **ISP** and IAP as well as parallel programmer mode. The P89C660/662/664 devices could only be switched using parallel programmer mode.
- **Smaller block sizes.** The smallest block size on the P89C660/662/664 devices was 8 kB. The P89V660/662/664 devices have a page size of 128 B. These small pages can be erased and reprogrammed using IAP function calls making use of the code memory for non-volatile data storage practical. Each page erase is 30 ms or less. The IAP and ISP code in P89V660/662/664 devices support these 128-byte page operations. In addition, the IAP and ISP code uses multiple page erase operations to emulate the erasing of the larger block sizes (8 kB and 16 kB to maintain firmware compatibility).
- **Status bit versus Status byte.** The P89V660/662/664 devices used a Status byte to control the automatic entry into ISP mode following a reset. On the P89V660/662/664 devices this has changed to a single Status bit. Since the ISP entry was based on the zero/non-zero value of the Status byte this is an almost identical operation on the P89V660/662/664 devices.
- **Faster block erase.** The erase time for the entire user code memory of the P89V660/662/664 devices is 150 ms.

## 3. Ordering information

Table 1. Ordering information


Type number	Package		
	Name	Description	Version
P89V660FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2
P89V660FBC	TQFP44	plastic thin quad flat package; 44 leads; body 10 × 10 × 1.0 mm	SOT376-1
P89V662FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2
P89V662FBC	TQFP44	plastic thin quad flat package; 44 leads; body 10 × 10 × 1.0 mm	SOT376-1
P89V664FA	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2
P89V664FBC	TQFP44	plastic thin quad flat package; 44 leads; body 10 × 10 × 1.0 mm	SOT376-1

**3.1 Ordering options**

**Table 2. Ordering options**

Type number	Flash memory	Temperature range	Frequency
P89V660FA	16 kB	-40 °C to +85 °C	0 MHz to 40 MHz
P89V660FBC	16 kB		
P89V662FA	32 kB		
P89V662FBC	32 kB		
P89V664FA	64 kB		
P89V664FBC	64 kB		

**4. Block diagram**



**Fig 1. Block diagram**

## 5. Pinning information

### 5.1 Pinning





Fig 2. PLCC44 pin configuration



## 5.2 Pin description

Table 3. Pin description

Symbol	Pin		Type	Description
	TQFP44	PLCC44		
P0[0] to P0[7]			I/O	<b>Port 0:</b> Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have '1's written to them float, and in this state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external code and data memory. In this application, it uses strong internal pull-ups when making the transition to '1's. External pull-ups are required as a general purpose I/O port.
P0[0]/AD0	37	43	I/O	<b>P0[0]</b> — Port 0 bit 0.
			I/O	<b>AD0</b> — Address/data bit 0.
P0[1]/AD1	36	42	I/O	<b>P0[1]</b> — Port 0 bit 1.
			I/O	<b>AD1</b> — Address/data bit 1.
P0[2]/AD2	35	41	I/O	<b>P0[2]</b> — Port 0 bit 2.
			I/O	<b>AD2</b> — Address/data bit 2.
P0[3]/AD3	34	40	I/O	<b>P0[3]</b> — Port 0 bit 3.
			I/O	<b>AD3</b> — Address/data bit 3.
P0[4]/AD4	33	39	I/O	<b>P0[4]</b> — Port 0 bit 4.
			I/O	<b>AD4</b> — Address/data bit 4.
P0[5]/AD5	32	38	I/O	<b>P0[5]</b> — Port 0 bit 5.
			I/O	<b>AD5</b> — Address/data bit 5.
P0[6]/AD6	31	37	I/O	<b>P0[6]</b> — Port 0 bit 6.
			I/O	<b>AD6</b> — Address/data bit 6.
P0[7]/AD7	30	36	I/O	<b>P0[7]</b> — Port 0 bit 7.
			I/O	<b>AD7</b> — Address/data bit 7.
P1[0] to P1[7]			I/O with internal pull-up	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 1 pins are pulled high by the internal pull-ups when '1's are written to them and can be used as inputs in this state. As inputs, Port 1 pins that are externally pulled LOW will source current ( $I_{IL}$ ) because of the internal pull-ups. P1[5], P1[6], P1[7] have high current drive of 16 mA.
P1[0]/T2	40	2	I/O	<b>P1[0]</b> — Port 1 bit 0.
			I	<b>T2</b> — External count input to Timer/Counter 2 or Clock-out from Timer/Counter 2
P1[1]/T2EX	41	3	I/O	<b>P1[1]</b> — Port 1 bit 1.
			I	<b>T2EX:</b> Timer/Counter 2 capture/reload trigger and direction control
P1[2]/ECI	42	4	I/O	<b>P1[2]</b> — Port 1 bit 2.
			I	<b>ECI</b> — External clock input. This signal is the external clock input for the PCA.
P1[3]/CEX0	43	5	I/O	<b>P1[3]</b> — Port 1 bit 3.
			I/O	<b>CEX0</b> — Capture/compare external I/O for PCA Module 0. Each capture/compare module connects to a Port 1 pin for external I/O. When not used by the PCA, this pin can handle standard I/O.

Table 3. Pin description ...continued

Symbol	Pin		Type	Description
	TQFP44	PLCC44		
P1[4]/CEX1	44	6	I/O	<b>P1[4]</b> — Port 1 bit 4.
			I/O	<b>CEX1</b> — Capture/compare external I/O for PCA Module 1
P1[5]/CEX2	1	7	I/O	<b>P1[5]</b> — Port 1 bit 5.
			I/O	<b>CEX2</b> — Capture/compare external I/O for PCA Module 2
P1[6]/SCL	2	8	I/O	<b>P1[6]</b> — Port 1 bit 6.
			I/O	<b>SCL</b> — I <sup>2</sup> C-bus serial clock input/output
P1[7]/SDA	3	9	I/O	<b>P1[7]</b> — Port 1 bit 7.
			I/O	<b>SDA</b> — I <sup>2</sup> C-bus serial data input/output
P2[0] to P2[7]			I/O with internal pull-up	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins are pulled HIGH by the internal pull-ups when '1's are written to them and can be used as inputs in this state. As inputs, Port 2 pins that are externally pulled LOW will source current ( $I_{IL}$ ) because of the internal pull-ups. Port 2 sends the high-order address byte during fetches from external program memory and during accesses to external Data Memory that use 16-bit address (MOVX@DPTR). In this application, it uses strong internal pull-ups when making the transition to '1's.
P2[0]/A8	18	24	I/O	<b>P2[0]</b> — Port 2 bit 0.
			O	<b>A8</b> — Address bit 8.
P2[1]/A9	19	25	I/O	<b>P2[1]</b> — Port 2 bit 1.
			O	<b>A9</b> — Address bit 9.
P2[2]/A10	20	26	I/O	<b>P2[2]</b> — Port 2 bit 2.
			O	<b>A10</b> — Address bit 10.
P2[3]/A11	21	27	I/O	<b>P2[3]</b> — Port 2 bit 3.
			O	<b>A11</b> — Address bit 11.
P2[4]/A12	22	28	I/O	<b>P2[4]</b> — Port 2 bit 4.
			O	<b>A12</b> — Address bit 12.
P2[5]/A13	23	29	I/O	<b>P2[5]</b> — Port 2 bit 5.
			O	<b>A13</b> — Address bit 13.
P2[6]/A14	24	30	I/O	<b>P2[6]</b> — Port 2 bit 6.
			O	<b>A14</b> — Address bit 14.
P2[7]/A15	25	31	I/O	<b>P2[7]</b> — Port 2 bit 7.
			O	<b>A15</b> — Address bit 15.
P3[0] to P3[7]			I/O with internal pull-up	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins are pulled HIGH by the internal pull-ups when '1's are written to them and can be used as inputs in this state. As inputs, Port 3 pins that are externally pulled LOW will source current ( $I_{IL}$ ) because of the internal pull-ups.
P3[0]/RXD	5	11	I	<b>P3[0]</b> — Port 3 bit 0.
			I	<b>RXD</b> — Serial input port.
P3[1]/TXD	7	13	O	<b>P3[1]</b> — Port 3 bit 1.
			O	<b>TXD</b> — Serial output port.

Table 3. Pin description ...continued

Symbol	Pin		Type	Description
	TQFP44	PLCC44		
P3[2]/ $\overline{\text{INT0}}$	8	14	I	<b>P3[2]</b> — Port 3 bit 2.
			I	$\overline{\text{INT0}}$ — External interrupt 0 input.
P3[3]/ $\overline{\text{INT1}}$	9	15	I	<b>P3[3]</b> — Port 3 bit 3.
			I	$\overline{\text{INT1}}$ — External interrupt 1 input
P3[4]/T0/CEX3	10	16	I/O	<b>P3[4]</b> — Port 3 bit 4.
			I	<b>T0</b> — External count input to Timer/Counter 0.
			I/O	<b>CEX3</b> — Capture/compare external I/O for PCA Module 3.
P3[5]/T1/CEX4	11	17	I/O	<b>P3[5]</b> — Port 3 bit 5.
			I	<b>T1</b> — External count input to Timer/Counter 1
			I/O	<b>CEX4</b> — Capture/compare external I/O for PCA Module 4
P3[6]/ $\overline{\text{WR}}$	12	18	O	<b>P3[6]</b> — Port 3 bit 6.
			O	$\overline{\text{WR}}$ — External data memory write strobe
P3[7]/ $\overline{\text{RD}}$	13	19	O	<b>P3[7]</b> — Port 3 bit 7.
			O	$\overline{\text{RD}}$ — External data memory read strobe.
P4[0] to P4[3]			I/O with internal pull-up	<b>Port 4:</b> Port 4 is a 4-bit bidirectional I/O port with internal pull-ups. Port 4 pins are pulled HIGH by the internal pull-ups when '1's are written to them and can be used as inputs in this state. As inputs, Port 4 pins that are externally pulled LOW will source current ( $I_{IL}$ ) because of the internal pull-ups.
P4[0]/SCL_1/ SCK	17	23	I/O	<b>P4[0]</b> — Port 4 bit 0.
			I/O	<b>SCL_1</b> — Second I <sup>2</sup> C-bus serial clock input/output
			I/O	<b>SCK</b> — Serial clock input/output for SPI
P4[1]/SDA_1/ MISO	28	34	I/O	<b>P4[1]</b> — Port 4 bit 1.
			I/O	<b>SDA_1</b> — Second I <sup>2</sup> C-bus serial data input/output
			I/O	<b>MISO</b> — Master input/slave output for SPI
P4[2]/MOSI	39	1	I/O	<b>P4[2]</b> — Port 4 bit 2.
			I/O	<b>MOSI</b> — Master output/slave input for SPI
P4[3]/ $\overline{\text{SS}}$	6	12	I	<b>P4[3]</b> — Port 4 bit 3.
			I	$\overline{\text{SS}}$ — Slave select input for SPI
$\overline{\text{PSEN}}$	26	32	I/O	<b>Program Store Enable:</b> $\overline{\text{PSEN}}$ is the read strobe for external program memory. When the device is executing from internal program memory, $\overline{\text{PSEN}}$ is inactive (HIGH). When the device is executing code from external program memory, $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to external data memory.
RST	4	10	I	<b>Reset:</b> While the oscillator is running, a HIGH logic state on this pin for two machine cycles will reset the device.
$\overline{\text{EA}}$	29	35	I	<b>External Access Enable:</b> $\overline{\text{EA}}$ must be connected to $V_{SS}$ in order to enable the device to fetch code from the external program memory. $\overline{\text{EA}}$ must be strapped to $V_{DD}$ for internal program execution.



**Table 3. Pin description ...continued**

Symbol	Pin		Type	Description
	TQFP44	PLCC44		
ALE/ $\overline{\text{PROG}}$	27	33	I/O	<b>Address Latch Enable:</b> ALE is the output signal for latching the low byte of the address during an access to external memory. This pin is also the programming pulse input ( $\overline{\text{PROG}}$ ) for flash programming. Normally the ALE <sup>[1]</sup> is emitted at a constant rate of $\frac{1}{6}$ the crystal frequency <sup>[2]</sup> and can be used for external timing and clocking. One ALE pulse is skipped during each access to external data memory. However, if AO is set to '1', ALE is disabled.
XTAL1	15	21	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	14	20	O	<b>Crystal 2:</b> Output from the inverting oscillator amplifier.
V <sub>DD</sub>	38	44	I	<b>Power supply</b>
V <sub>SS</sub>	16	22	I	<b>Ground</b>

[1] ALE loading issue: When ALE pin experiences higher loading (>30 pF) during the reset, the microcontroller may accidentally enter into modes other than normal working mode. The solution is to add a pull-up resistor of 3 kΩ to 50 kΩ to V<sub>DD</sub>, e.g., for ALE pin.

[2] For 6-clock mode, ALE is emitted at  $\frac{1}{3}$  of crystal frequency.

## 6. Functional description

---

### 6.1 Special function registers

**Remark:** SFR accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0' or '1' can **only** be written and read as follows:
  - '-' Unless otherwise specified, **must** be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
  - '0' **must** be written with '0', and will return a '0' when read.
  - '1' **must** be written with '1', and will return a '1' when read.

**Table 4. Special function registers**

\* indicates Special Function Registers (SFRs) that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses							
			MSB							LSB
		Bit address	E7	E6	E5	E4	E3	E2	E1	E0
ACC*	Accumulator	E0H								
AUXR	Auxiliary function register	8EH	-	-	-	-	-	-	EXTRAM	AO
AUXR1	Auxiliary function register 1	A2H	-	-	-		GF2	0	-	DPS
		Bit address	F7	F6	F5	F4	F3	F2	F1	F0
B*	B register	F0H								
CCAP0H	Module 0 Capture HIGH	FAH								
CCAP1H	Module 1 Capture HIGH	FBH								
CCAP2H	Module 2 Capture HIGH	FCH								
CCAP3H	Module 3 Capture HIGH	FDH								
CCAP4H	Module 4 Capture HIGH	FEH								
CCAP0L	Module 0 Capture LOW	EAH								
CCAP1L	Module 1 Capture LOW	EBH								
CCAP2L	Module 2 Capture LOW	ECH								
CCAP3L	Module 3 Capture LOW	EDH								
CCAP4L	Module 4 Capture LOW	EEH								
CCAPM0	Module 0 mode	C2H	-	ECOM_0	CAPP_0	CAPN_0	MAT_0	TOG_0	PWM_0	ECCF_0
CCAPM1	Module 1 mode	C3H	-	ECOM_1	CAPP_1	CAPN_1	MAT_1	TOG_1	PWM_1	ECCF_1
CCAPM2	Module 2 mode	C4H	-	ECOM_2	CAPP_2	CAPN_2	MAT_2	TOG_2	PWM_2	ECCF_2
CCAPM3	Module 3 mode	C5H	-	ECOM_3	CAPP_3	CAPN_3	MAT_3	TOG_3	PWM_3	ECCF_3
CCAPM4	Module 4 mode	C6H	-	ECOM_4	CAPP_4	CAPN_4	MAT_4	TOG_4	PWM_4	ECCF_4
		Bit address	DF	DE	DD	DC	DB	DA	D9	D8
CCON*	PCA Counter Control	C0H	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0
CH	PCA Counter HIGH	F9H								
CL	PCA Counter LOW	E9H								
CMOD	PCA Counter mode	C1H	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF
DPTR	Data Pointer (2 B)									
DPH	Data Pointer HIGH	83H								
DPL	Data Pointer LOW	82H								

**Table 4. Special function registers ...continued**

\* indicates Special Function Registers (SFRs) that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses							
			MSB							LSB
		<b>Bit address</b>	<b>AF</b>	<b>AE</b>	<b>AD</b>	<b>AC</b>	<b>AB</b>	<b>AA</b>	<b>A9</b>	<b>A8</b>
IEN0*	Interrupt Enable 0	A8H	EA	EC	ES1	ES0	ET1	EX1	ET0	EX0
		<b>Bit address</b>	<b>EF</b>	<b>EE</b>	<b>ED</b>	<b>EC</b>	<b>EB</b>	<b>EA</b>	<b>E9</b>	<b>E8</b>
IEN1*	Interrupt Enable 1	E8H	-	-	-	-	-	ES3	ES2	ET2
		<b>Bit address</b>	<b>BF</b>	<b>BE</b>	<b>BD</b>	<b>BC</b>	<b>BB</b>	<b>BA</b>	<b>B9</b>	<b>B8</b>
IP0*	Interrupt Priority 0	B8H	PT2	PPC	PS1	PS0	PT1	PX1	PT0	PX0
IP0H	Interrupt Priority 0 HIGH	B7H	PT2H	PPCH	PS1H	PS0H	PT1H	PX1H	PT0H	PX0H
		<b>Bit address</b>	<b>FF</b>	<b>FE</b>	<b>FD</b>	<b>FC</b>	<b>FB</b>	<b>FA</b>	<b>F9</b>	<b>F8</b>
IP1*	Interrupt Priority 1	91H	-	-	-	-	-	-	PS3	PS2
IP1H	Interrupt Priority 1 HIGH	92H	-	-	-	-	-	-	PS3	PS2
		<b>Bit address</b>	<b>87</b>	<b>86</b>	<b>85</b>	<b>84</b>	<b>83</b>	<b>82</b>	<b>81</b>	<b>80</b>
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
		<b>Bit address</b>	<b>97</b>	<b>96</b>	<b>95</b>	<b>94</b>	<b>93</b>	<b>92</b>	<b>91</b>	<b>90</b>
P1*	Port 1	90H	SDA	SCL	CEX2	CEX1	CEX0	ECI	T2EX	T2
		<b>Bit address</b>	<b>A7</b>	<b>A6</b>	<b>A5</b>	<b>A4</b>	<b>A3</b>	<b>A2</b>	<b>A1</b>	<b>A0</b>
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	A8
		<b>Bit address</b>	<b>B7</b>	<b>B6</b>	<b>B5</b>	<b>B4</b>	<b>B3</b>	<b>B2</b>	<b>B1</b>	<b>B0</b>
P3*	Port 3	B0H	RD	WR	CEX4/T1	CEX3/T0	INT1	INT0	TXD	RXD
P4	Port 4	A1H	-	-	-	-	SS	MOSI	MISO/ SDA_1	SCK/ SCL_1
PCON	Power Control Register	87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
		<b>Bit address</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	F1	P
RCAP2H	Timer2 Capture HIGH	CBH								
RCAP2L	Timer2 Capture LOW	CAH								
		<b>Bit address</b>	<b>9F</b>	<b>9E</b>	<b>9D</b>	<b>9C</b>	<b>9B</b>	<b>9A</b>	<b>99</b>	<b>98</b>
S0CON*	Serial Port Control	98H	SM0/FE_	SM1	SM2	REN	TB8	RB8	TI	RI
S0BUF	Serial Port Data Buffer Register	99H								
SADDR	Serial Port Address Register	A9H								

**Table 4. Special function registers ...continued**

\* indicates Special Function Registers (SFRs) that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses							
			MSB							LSB
SADEN	Serial Port Address Enable	B9H								
		<b>Bit address</b>	<b>87<sup>[1]</sup></b>	<b>86<sup>[1]</sup></b>	<b>85<sup>[1]</sup></b>	<b>84<sup>[1]</sup></b>	<b>83<sup>[1]</sup></b>	<b>82<sup>[1]</sup></b>	<b>81<sup>[1]</sup></b>	<b>80<sup>[1]</sup></b>
SPCR	SPI Control Register	D5H	SPIE	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0
SPSR	SPI Configuration Register	AAH	SPIF	WCOL	-	-	-	-	-	-
SPDAT	SPI Data	86H								
SP	Stack Pointer	81H								
S1DAT	I <sup>2</sup> C-bus data register	DAH								
S1ADR	I <sup>2</sup> C-bus slave address register	DBH	S1ADR.6	S1ADR.5	S1ADR.4	S1ADR.3	S1ADR.2	S1ADR.1	S1ADR.0	S1GC
S1STA	I <sup>2</sup> C-bus status register	D9H	SC4	SC3	SC2	SC1	SC0	0	0	0
S1CON*	I <sup>2</sup> C-bus control register	D8H	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
S2DAT	I <sup>2</sup> C-bus data register	E2H								
S2ADR	I <sup>2</sup> C-bus slave address register	E3H	S2ADR.6	S2ADR.5	S2ADR.4	S2ADR.3	S2ADR.2	S2ADR.1	S2ADR.0	S2GC
S2STA	I <sup>2</sup> C-bus status register	E1H	SC24	SC23	SC22	SC21	SC20	0	0	0
S2CON*	I <sup>2</sup> C-bus control register	F8H	CR22	ENS21	STA2	STO2	SI2	AA2	CR21	CR20
		<b>Bit address</b>	<b>8F</b>	<b>8E</b>	<b>8D</b>	<b>8C</b>	<b>8B</b>	<b>8A</b>	<b>89</b>	<b>88</b>
TCON*	Timer Control Register	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
		<b>Bit address</b>	<b>CF</b>	<b>CE</b>	<b>CD</b>	<b>CC</b>	<b>CB</b>	<b>CA</b>	<b>C9</b>	<b>C8</b>
T2CON*	Timer2 Control Register	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
T2MOD	Timer2 mode Control	C9H	-	-	ENT2	-	-	-	T2OE	DCEN
TH0	Timer 0 HIGH	8CH								
TH1	Timer 1 HIGH	8DH								
TH2	Timer 2 HIGH	CDH								
TL0	Timer 0 LOW	8AH								
TL1	Timer 1 LOW	8BH								
TL2	Timer 2 LOW	CCH								
TMOD	Timer 0 and 1 mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0
WDTRST	WatchDog Timer Reset	A6H								

[1] Unimplemented bits in SFRs (labeled '-') are 'X's (unknown) at all times. Unless otherwise specified, '1's should not be written to these bits since they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.

## 6.2 Memory organization

The various P89V660/662/664 memory spaces are as follows:

- DATA  
128 B of internal data memory space (00H:7FH) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.
- IDATA  
Indirect Data. 256 B of internal data memory space (00H:FFH) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 B immediately above it.
- SFR  
Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.
- XDATA  
'External' Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the DPTR, R0, or R1. The P89V660/662/664 have 256/768/1792 B of on-chip XDATA memory.
- CODE  
64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89V660/662/664 have 16/32/64 kB of on-chip Code memory.

### 6.2.1 Expanded data RAM addressing

The P89V660/662/664 have 512 B/1 kB/2 kB of RAM. See [Figure 4](#).

To access the expanded RAM, the EXTRAM bit must be set and MOVX instructions must be used. The extra memory is physically located on the chip and logically occupies the first bytes of external memory (addresses 000H to 0FFH/2FFH/6FFH).

**Table 5. AUXR - Auxiliary register (address 8EH) bit allocation**

*Not bit addressable; Reset value 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	EXTRAM	AO

When EXTRAM = 1, the expanded RAM is indirectly addressed using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. Accessing the expanded RAM does not affect ports P0, P3[6] ( $\overline{WR}$ ), P3[7] ( $\overline{RD}$ ), or P2. With EXTRAM = 1, the expanded RAM can be accessed as in the following example.

Expanded RAM Access (Indirect Addressing only):

```
MOVX@DPTR, A; DPTR contains 0A0H
```

The DPTR points to location 0A0H and the data in the accumulator is written to address 0A0H of the expanded RAM rather than off-chip external memory. Access to EXTRAM addresses that are not present on the device (above 0FFH for the 89V660, above 2FFH

for the 89V662, above 6FFH for the 89V664) will access external off-chip memory and will perform in the same way as the standard 8051, with P0 and P2 as data/address bus, and P3[6] and P3[7] as write and read timing signals.

**Table 6. AUXR - Auxiliary register (address 8EH) bit description**

Bit	Symbol	Description
7 to 2	-	Reserved for future use. Should be set to '0' by user programs.
1	EXTRAM	Internal/External RAM access using MOVX @Ri/@DPTR. When '1', accesses internal XRAM with address specified in MOVX instruction. If address supplied with this instruction exceeds on-chip available XRAM, off-chip RAM is accessed. When '0', every MOVX instructions targets external data memory by default.
0	AO	ALE off: disables/enables ALE. AO = 0 results in ALE emitted at a constant rate of 1/2 the oscillator frequency. In case of AO = 1, ALE is active only during a MOVX or MOVC.

When EXTRAM = 0, MOVX @Ri and MOVX @DPTR will be similar to the standard 8051. Using MOVX @Ri provides an 8-bit address with multiplexed data on Port 0. Other output port pins can be used to output higher order address bits. This provides external paging capabilities. Using MOVX @DPTR generates a 16-bit address. This allows external addressing up the 64 kB. Port 2 provides the high-order eight address bits (DPH), and Port 0 multiplexes the low order eight address bits (DPL) with data. Both MOVX @Ri and MOVX @DPTR generates the necessary read and write signals (P3[6] -  $\overline{WR}$  and P3[7] -  $\overline{RD}$ ) for external memory use. Table 7 shows external data memory  $\overline{RD}$ ,  $\overline{WR}$  operation with EXTRAM bit.

The stack pointer (SP) can be located anywhere within the 256 B of internal RAM (lower 128 B and upper 128 B). The stack pointer may not be located in any part of the expanded RAM.

**Table 7. External data memory  $\overline{RD}$ ,  $\overline{WR}$  with EXTRAM bit**

AUXR	MOVX @DPTR, A or MOVX A, @DPTR		MOVX @Ri, A or MOVX A, @Ri
	ADDR < 0100H (89V660)	ADDR ≥ 0100H (89V660)	ADDR = any
	ADDR < 0300H (89V662)	ADDR ≥ 0300H (89V662)	
	ADDR < 0700H (89V664)	ADDR ≥ 0700H (89V664)	
EXTRAM = 0	$\overline{RD}/\overline{WR}$ asserted	$\overline{RD}/\overline{WR}$ asserted	$\overline{RD}/\overline{WR}$ asserted
EXTRAM = 1	$\overline{RD}/\overline{WR}$ not asserted	$\overline{RD}/\overline{WR}$ asserted	$\overline{RD}/\overline{WR}$ not asserted




Fig 4. Internal and external data memory structure

### 6.2.2 Dual data pointers

The device has two 16-bit data pointers. The DPTR Select (DPS) bit in AUXR1 determines which of the two data pointers is accessed. When DPS = 0, DPTR0 is selected; when DPS = 1, DPTR1 is selected. Quickly switching between the two data pointers can be accomplished by a single INC instruction on AUXR1 (see [Figure 5](#)).






Fig 5. Dual data pointer organization

Table 8. AUXR1 - Auxiliary register 1 (address A2H) bit allocation

Not bit addressable; Reset value 00H

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	GF2	0	-	DPS

Table 9. AUXR1 - Auxiliary register 1 (address A2H) bit description

Bit	Symbol	Description
7 to 4	-	Reserved for future use. Should be set to '0' by user programs.
3	GF2	General purpose user-defined flag.
2	0	This bit contains a hard-wired '0'. Allows toggling of the DPS bit by incrementing AUXR1, without interfering with other bits in the register.
1	-	Reserved for future use. Should be set to '0' by user programs.
0	DPS	Data pointer select. Chooses one of two Data Pointers for use by the program. See text for details.

### 6.2.3 Reset

At initial power-up, the port pins will be in a random state until the oscillator has started and the internal reset algorithm has weakly pulled all pins high. Powering up the device without a valid reset could cause the MCU to start executing instructions from an indeterminate location. Such undefined states may inadvertently corrupt the code in the flash. A system reset will not affect the on-chip RAM while the device is running, however, the contents of the on-chip RAM during power-up are indeterminate.

When power is applied to the device, the RST pin must be held high long enough for the oscillator to start-up (usually several milliseconds for a low frequency crystal), in addition to two machine cycles for a valid power-on reset. An example of a method to extend the RST signal is to implement a RC circuit by connecting the RST pin to V<sub>DD</sub> through a 10 F capacitor and to V<sub>SS</sub> through an 8.2 kΩ resistor as shown in [Figure 6](#).

During initial power the POF flag in the PCON register is set to indicate an initial power-up condition. The POF flag will remain active until cleared by software.

Following a reset condition, under normal conditions, the MCU will start executing code from address 0000H in the user's code memory. However if either the PSEN pin was low when reset was exited, or the Status Bit was set = 1, the MCU will start executing code from the boot address. The boot address is formed using the value of the boot vector as the high byte of the address and 00H as the low byte.




Fig 6. Power-on reset circuit

## 6.3 Flash memory

### 6.3.1 Flash organization

The P89V660/662/664 program memory consists of a 16/32/64 kB block for user code. The flash can be read or written in bytes and can be erased in 128 pages. A chip erase function will erase the entire user code memory and its associated security bits. There are three methods of erasing or programming the flash memory that may be used. First, the flash may be programmed or erased in the end-user application by calling LOW-state routines through a common IAP entry point. Second, the on-chip ISP bootloader may be invoked. This ISP bootloader will, in turn, call LOW-state routines through the same common entry point that can be used by the end-user application. Third, the flash may be programmed or erased using the parallel method by using a commercially available EPROM programmer which supports this device.

### 6.3.2 Features

- Flash internal program memory with 128-byte page erase.
- Internal Boot block, containing LOW-state IAP routines available to user code.
- Boot vector allows user-provided flash loader code to reside anywhere in the flash memory space, providing flexibility to the user.
- Default loader providing ISP via the serial port, located in upper end of program memory.
- Programming and erase over the full operating voltage range.
- Read/Programming/Erase using ISP/IAP.
- Programming with industry-standard commercial programmers.
- 10000 typical erase/program cycles for each byte.
- 100 year minimum data retention.

### 6.3.3 Boot block

When the microcontroller programs its own flash memory, all of the low level details are handled by code (bootloader) that is contained in a Boot block. A user program calls the common entry point in the Boot block with appropriate parameters to accomplish the desired operation. Boot block operations include erase user code, program user code, program security bits, chip erase, etc. The Boot block logically overlays the program memory space from FC00H to FFFFH, when it is enabled. The Boot block may be disabled on-the-fly so that the upper 1 kB of user code is available to the user's program.

### 6.3.4 Power-on reset code execution

The P89V660/662/664 contains two special flash elements: the Boot Vector and the Boot Status bit. Following reset, the P89V660/662/664 examines the contents of the Boot Status bit. If the Boot Status bit is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the Boot Status bit is set to a value other than zero, the contents of the Boot Vector are used as the high byte of the execution address and the low byte is set to 00H

[Table 10](#) shows the factory default Boot Vector setting for this device. A factory-provided bootloader is pre-programmed into the address space indicated and uses the indicated boot loader entry point to perform ISP functions.

**Table 10. Default boot vector values and ISP entry points**

Device	Default boot vector	Default bootloader entry point	Default bootloader code range
P89V660/662/664	FCH	FC00H	FC00H to FFFFH

### 6.3.5 Hardware activation of the bootloader

The bootloader can also be executed by forcing the device into ISP mode during a power-on sequence. This has the same effect as having a non-zero status byte. This allows an application to be built that will normally execute user code but can be manually forced into ISP operation. If the factory default setting for the boot vector (FCH) is changed, it will no longer point to the factory pre-programmed ISP bootloader code. After programming the flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.

### 6.3.6 ISP

ISP is performed without removing the microcontroller from the system. The ISP facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89V660/662/664 through the serial port. This firmware is provided by NXP and embedded within each P89V660/662/664 device. The NXP ISP facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins ( $V_{DD}$ ,  $V_{SS}$ , TXD, RXD, and RST). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature.

### 6.3.7 Using ISP

The ISP feature allows for a wide range of baud rates to be used in your application, independent of the oscillator frequency. It is also adaptable to a wide range of oscillator frequencies. This is accomplished by measuring the bit-time of a single bit in a received character. This information is then used to program the baud rate in terms of timer counts

based on the oscillator frequency. The ISP feature requires that an initial character (an uppercase U) be sent to the P89V660/662/664 to establish the baud rate. The ISP firmware provides auto-echo of received characters. Once baud rate initialization has been performed, the ISP firmware will only accept Intel Hex-type records. Intel Hex records consist of ASCII characters used to represent hexadecimal values and are summarized below:

```
:NNAAAARRDD..DDCC<crLf>
```

In the Intel Hex record, the 'NN' represents the number of data bytes in the record. The P89V660/662/664 will accept up to 32 data bytes. The 'AAAA' string represents the address of the first byte in the record. If there are zero bytes in the record, this field is often set to 0000. The 'RR' string indicates the record type. A record type of '00' is a data record. A record type of '01' indicates the end-of-file mark. In this application, additional record types will be added to indicate either commands or data for the ISP facility.

The maximum number of data bytes in a record is limited to 32 (decimal). ISP commands are summarized in [Table 11](#). As a record is received by the P89V660/662/664, the information in the record is stored internally and a checksum calculation is performed. The operation indicated by the record type is not performed until the entire record has been received. Should an error occur in the checksum, the P89V660/662/664 will send an 'X' out the serial port indicating a checksum error. If the checksum calculation is found to match the checksum in the record, then the command will be executed. In most cases, successful reception of the record will be indicated by transmitting a '.' character out the serial port.

**Table 11. ISP hex record formats**

Record type	Command/data function
00	Program User Code Memory :nnaaaa00dd..ddcc Where: nn = number of bytes to program aaaa = address dd..dd = data bytes cc = checksum Example: :09000000010203040506070809CA
01	End of File (EOF), no operation :xxxxxx01cc Where: xxxxxx = required field but value is a 'don't care' cc = checksum Example: :00000001FF
02	not used

**Table 11. ISP hex record formats ...continued**

Record type	Command/data function
03	<p>Miscellaneous Write Functions</p> <p>:nnxxx03ffssddcc</p> <p>Where:</p> <p>nn = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>ff = subfunction code</p> <p>ss = selection code</p> <p>dd = data (if needed)</p> <p>cc = checksum</p> <p>Subfunction code = 01 (Erase Blocks)</p> <p>ff = 01</p> <p>ss = block code, as shown below</p> <p>block 0, 0k to 8k, 00H</p> <p>block 1, 8k to 16k, 20H</p> <p>block 0, 16k to 32k, 40H</p> <p>block 0, 32k to 48k, 80H</p> <p>block 0, 48k to 64k, C0H</p> <p>Subfunction code = 04 (Erase Boot vector and Status Bit)</p> <p>ff = 04</p> <p>ss = don't care</p> <p>Subfunction code = 05 (Program security bits)</p> <p>ff = 05</p> <p>ss = 00 program security bit 1</p> <p>ss = 01 program security bit 2</p> <p>ss = 02 program security bit 3</p> <p>Subfunction code = 06 (Program Status bit, Boot vector, 6x/12x bit)</p> <p>ff = 06</p> <p>dd = data (for Boot vector)</p> <p>ss = 00 program Status bit</p> <p>ss = 01 program Boot vector</p> <p>ss = 02 program 6x/12x bit</p> <p>Subfunction code = 07 (Chip Erase)</p> <p>Erases code memory and security bits, programs default Boot vector and Status bit</p> <p>ff = 07</p> <p>Subfunction code = 08 (Erase page, 128 B)</p> <p>ff = 08</p> <p>ss = high byte of page address (A[15:8])</p> <p>dd = low byte of page address (A[7:0])</p> <p>Example:</p> <p>:0300000308E000F2 (erase page at E000H)</p>

**Table 11. ISP hex record formats ...continued**

Record type	Command/data function
04	<p>Display Device Data or Blank Check</p> <p>:05xxxx04sssseeeeffcc</p> <p>Where</p> <p>05 = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>04 = function code for display or blank check</p> <p>ssss = starting address, MSB first</p> <p>eeee = ending address, MSB first</p> <p>ff = subfunction</p> <p>    00 = display data</p> <p>    01 = blank check</p> <p>cc = checksum</p> <p>Subfunction codes:</p> <p>Example:</p> <p>:0500000400001FFF00D9 (display from 0000H to 1FFFH)</p>
05	<p>Miscellaneous Read Functions</p> <p>:02xxxx05ffsscc</p> <p>Where:</p> <p>02 = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>05 = function code for misc read</p> <p>ffss = subfunction and selection code</p> <p>    0000 = read manufacturer id</p> <p>    0001 = read device id 1</p> <p>    0002 = read device id 2</p> <p>    0003 = read 6x/12x bit (bit 7 = 1 is 6x, bit 7 = 0 is 12x)</p> <p>    0080 = read boot code version</p> <p>    0700 = read security bits</p> <p>    0701 = read Status bit</p> <p>    0702 = read Boot vector</p> <p>cc = checksum</p> <p>Example:</p> <p>:020000050000F9 (display manufacturer id)</p>
06	<p>Direct Load of Baud Rate</p> <p>:02xxxx06HHLLcc</p> <p>Where:</p> <p>02 = number of bytes in the record</p> <p>xxxx = required field but value is a 'don't care'</p> <p>HH = high byte of timer T2</p> <p>LL = low byte of timer T2</p> <p>cc = checksum</p> <p>Example:</p> <p>:02000006FFFFcc (load T2 = FFFF)</p>

**6.3.8 IAP method**

Several IAP calls are available for use by an application program to permit selective erasing, reading and programming of flash pages, security bits, security bits, Status bit, and device id. All calls are made through a common interface, PGM\_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM\_MTP at FFF0H. The IAP calls are shown in [Table 12](#).

**Table 12. IAP function calls**

IAP function	IAP call parameters
Read Id	<p><b>Input parameters:</b>                      R1 = 00H or 80H (WDT feed)                      DPH = 00H                      DPL = 00H = mfg id                      DPL = 01H = device id 1                      DPL = 02H = device id 2                      DPL = 03H = 6x/12x bit (bit 7 = 1 = 6x)                      DPL = 80H = ISP version number</p> <p><b>Return parameter(s):</b>                      ACC = requested parameter</p>
Erase 8 kB/16 kB code block	<p><b>Input parameters:</b>                      R1 = 01H or 81H (WDT feed)                      DPL = 00H, block 0, 0 kB to 8 kB                      DPL = 20H, block 1, 8 kB to 16 kB                      DPL = 40H, block 2, 16 kB to 32 kB                      DPL = 80H, block 3, 32 kB to 48 kB                      DPL = C0H, block 4, 48 kB to 64 kB</p> <p><b>Return parameter(s):</b>                      ACC = 00 = pass                      ACC = !00 = fail</p>
Program User Code	<p><b>Input parameters:</b>                      R1 = 02H or 82H (WDT feed)                      DPH = memory address MSB                      DPL = memory address LSB                      ACC = byte to program</p> <p><b>Return parameter(s):</b>                      ACC = 00 = pass                      ACC = !00 = fail</p>
Read User Code	<p><b>Input parameters:</b>                      R1 = 03H or 83H (WDT feed)                      DPH = memory address MSB                      DPL = memory address LSB</p> <p><b>Return parameter(s):</b>                      ACC = device data</p>

**Table 12. IAP function calls ...continued**

IAP function	IAP call parameters
Erase Status bit and Boot vector	<p><b>Input parameters:</b>                      R1 = 04H or 84H (WDT feed)                      DPL = don't care                      DPH = don't care</p> <p><b>Return parameter(s):</b>                      ACC = 00 = pass                      ACC = !00 = fail</p>
Program Security bits	<p><b>Input parameters:</b>                      R1 = 05H or 85H (WDT feed)                      DPL = 00H = security bit 1                      DPL = 01H = security bit 2                      DPL = 02H = security bit 3</p> <p><b>Return parameter(s):</b>                      ACC = 00 = pass                      ACC = !00 = fail</p>
Program Status bit, Boot vector, 6x/12x bit	<p><b>Input parameters:</b>                      R1 = 06H or 86H (WDT feed)                      DPL = 00H = program Status bit                      DPL = 01H = program Boot vector                      DPL = 02H = 6x/12x bit                      ACC = Boot vector value to program</p> <p><b>Return parameter(s):</b>                      ACC = 00 = pass                      ACC = !00 = fail</p>
Read Security bits, Status bit, Boot vector	<p><b>Input parameters:</b>                      ACC = 07H or 87H (WDT feed)                      DPL = 00H = security bits                      DPL = 01H = Status bit                      DPL = 02H = Boot vector</p> <p><b>Return parameter(s):</b>                      ACC = 00 SoftICE S/N-match 0 SB 0 DBL_CLK</p>
Erase page	<p><b>Input parameters:</b>                      R1 = 08H or 88H (WDT feed)                      DPH = page address high byte                      DPL = page address low byte</p> <p><b>Return parameter(s):</b>                      ACC = 00 = pass                      ACC = !00 = fail</p>

### 6.4 I<sup>2</sup>C-bus interface

The I<sup>2</sup>C-bus uses two wires, Serial Clock (SCL) and Serial Data (SDA) to transfer information between devices connected to the bus, and has the following features:

- Bidirectional data transfer between masters and slaves




- Multimaster bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I<sup>2</sup>C-bus may be used for test and diagnostic purposes

A typical I<sup>2</sup>C-bus configuration is shown in [Figure 7](#). Depending on the state of the direction bit (R/W), two types of data transfers are possible on the I<sup>2</sup>C-bus:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows the data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a 'not acknowledge' is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the I<sup>2</sup>C-bus will not be released.

The P89V660/662/664 device provides two byte-oriented I<sup>2</sup>C-bus interfaces. For simplicity, the description in this text is written for the primary interface. However, unless otherwise noted, the description applies to the secondary I<sup>2</sup>C-bus interface with consideration given to the SFR's addresses for the secondary interface. Please note that the secondary I<sup>2</sup>C-bus interface uses quasi-bidirectional I/O pins instead of open-drain pins. The interface has four operation modes: Master Transmitter mode, Master Receiver mode, Slave Transmitter mode and Slave Receiver mode



**Fig 7. I<sup>2</sup>C-bus configuration**

The P89V660/662/664 CPU interfaces with the I<sup>2</sup>C-bus through four Special Function Registers (SFRs): S1CON (primary I<sup>2</sup>C-bus Control Register), S1DAT (primary I<sup>2</sup>C-bus Data Register), S1STA (primary I<sup>2</sup>C-bus Status Register), and the S1ADR (primary I<sup>2</sup>C-bus Slave Address Register).

**6.4.1 I<sup>2</sup>C-bus data register**

S1DAT register contains the data to be transmitted or the data received. The CPU can read and write to this 8-bit register while it is not in the process of shifting a byte. Thus this register should only be accessed when the SI bit is set. Data in S1DAT remains stable as long as the SI bit is set. Data in S1DAT is always shifted from right to left: the first bit to be transmitted is the MSB (bit 7), and after a byte has been received, the first bit of received data is located at the MSB of S1DAT.

**6.4.2 I<sup>2</sup>C-bus slave address register**

The S1ADR register is readable and writable, and is only used when the I<sup>2</sup>C-bus interface is set to slave mode. In master mode, this register has no effect. The LSB of S1ADR is general call bit. When this bit is set, the general call address (00H) is recognized.

**Table 13. I<sup>2</sup>C-bus slave address register (S1ADR - address DBH) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	S1ADR.6	S1ADR.5	S1ADR.4	S1ADR.3	S1ADR.2	S1ADR.1	S1ADR.0	S1GC
Reset	0	0	0	0	0	0	0	0

**Table 14. I<sup>2</sup>C-bus slave address register (S1ADR - address DBH) bit description**

Bit	Symbol	Description
7:1	S1ADR7:1	7 bit own slave address. When in master mode, the contents of this register has no effect.
0	S1GC	General call bit. When set, the general call address (00H) is recognized, otherwise it is ignored.

**6.4.3 I<sup>2</sup>C-bus control register**

The CPU can read and write this register. There are two bits are affected by hardware: the SI bit and the STO bit. The SI bit is set by hardware and the STO bit is cleared by hardware.

CR2:0 determines the SCL source and frequency when the I<sup>2</sup>C-bus is in master mode. In slave mode these bits are ignored and the bus will automatically synchronize with any clock frequency up to 100 kHz from the master I<sup>2</sup>C-bus device. Timer 1 should be programmed by the user in 8 bit auto-reload mode (Mode 2) when used as the SCL source. See [Table 17](#).

The STA bit is START flag. Setting this bit causes the I<sup>2</sup>C-bus interface to enter master mode and attempt transmitting a START condition or transmitting a repeated START condition when it is already in master mode.

The STO bit is STOP flag. Setting this bit causes the I<sup>2</sup>C-bus interface to transmit a STOP condition in master mode, or recovering from an error condition in slave mode.

If the STA and STO are both set, then a STOP condition is transmitted to the I<sup>2</sup>C-bus if it is in master mode, and transmits a START condition afterwards. If it is in slave mode, an internal STOP condition will be generated, but it is not transmitted to the bus.

**Table 15. I<sup>2</sup>C-bus control register (S1CON - address D8H) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
Reset	x	0	0	0	0	0	x	0

**Table 16. I<sup>2</sup>C-bus control register (S1CON - address D8H) bit description**

Bit	Symbol	Description
7,1,0	CR2:0	SCL clock selection. See <a href="#">Table 17</a> .
2	AA	The Assert Acknowledge Flag. When set to 1, an acknowledge (LOW-state to SDA) will be returned during the acknowledge clock pulse on the SCL line on the following situations: <ol style="list-style-type: none"> <li>1. The 'own slave address' has been received.</li> <li>2. The general call address has been received while the general call bit (GC) in S1ADR is set.</li> <li>3. A data byte has been received while the I<sup>2</sup>C-bus interface is in the Master Receiver mode.</li> <li>4. A data byte has been received while the I<sup>2</sup>C-bus interface is in the addressed Slave Receiver mode.</li> </ol> When cleared to 0, an not acknowledge (HIGH-state to SDA) will be returned during the acknowledge clock pulse on the SCL line on the following situations: <ol style="list-style-type: none"> <li>1. A data byte has been received while the I<sup>2</sup>C-bus interface is in the Master Receiver mode.</li> <li>2. A data byte has been received while the I<sup>2</sup>C-bus interface is in the addressed Slave Receiver mode.</li> </ol>
3	SI	I <sup>2</sup> C-bus Interrupt Flag. This bit is set when one of the 25 possible I <sup>2</sup> C-bus states is entered. When EA bit and EI2C (IEN1.0) bit are both set, an interrupt is requested when SI is set. Must be cleared by software by writing 0 to this bit.
4	STO	STOP Flag. STO = 1: In master mode, a STOP condition is transmitted to the I <sup>2</sup> C-bus. When the bus detects the STOP condition, it will clear STO bit automatically. In slave mode, setting this bit can recover from an error condition. In this case, no STOP condition is transmitted to the bus. The hardware behaves as if a STOP condition has been received and it switches to 'not addressed' Slave Receiver mode. The STO flag is cleared by hardware automatically.
5	STA	Start Flag. STA = 1: I <sup>2</sup> C-bus enters master mode, checks the bus and generates a START condition if the bus is free. If the bus is not free, it waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal clock generator. When the I <sup>2</sup> C-bus interface is already in master mode and some data is transmitted or received, it transmits a repeated START condition. STA may be set at any time, it may also be set when the I <sup>2</sup> C-bus interface is in an addressed slave mode. STA = 0: no START condition or repeated START condition will be generated.
6	ENS1	I <sup>2</sup> C-bus Interface Enable. When set, enables the I <sup>2</sup> C-bus interface. When clear, the I <sup>2</sup> C-bus function is disabled.

**Table 17. I<sup>2</sup>C-bus clock rates**

CR2:0	Bit frequency at f <sub>osc</sub>					
	6-clock mode		12-clock mode		f <sub>osc</sub> divided by	
	6 MHz	12 MHz	6 MHz	12 MHz	6X	12X
000	47	94	23	47	128	256
001	54	107	27	54	112	224
010	63	125	31	63	96	192
011	75	150	37	75	80	160
100	12.5	25	6.25	12.5	480	960

**Table 17. I<sup>2</sup>C-bus clock rates ...continued**

CR2:0	Bit frequency at f <sub>osc</sub>					
	6-clock mode		12-clock mode		f <sub>osc</sub> divided by	
	6 MHz	12 MHz	6 MHz	12 MHz	6X	12X
101	100	200	50	100	60	120
110	200	400	100	200	30	60
111	0.49 < 62.5	0.98 < 50.0	0.24 < 62.5	0.49 < 62.5	48 x (Timer 1 reload)	96 x (Timer 1 reload)

**6.4.4 I<sup>2</sup>C-bus status register**

This is a read-only register. It contains the status code of the I<sup>2</sup>C-bus interface. The least three bits are always 0. There are 26 possible status codes. When the code is F8H, there is no relevant information available and SI bit is not set. All other 25 status codes correspond to defined I<sup>2</sup>C-bus states. When any of these states entered, the SI bit will be set. Refer to [Table 22](#) to [Table 25](#) for details.

**Table 18. I<sup>2</sup>C-bus status register (S1STA - address D9H) bit allocation**

Bit	7	6	5	4	3	2	1	0
Symbol	SC.4	SC.3	SC.2	SC.1	SC.0	0	0	0
Reset	0	0	0	0	0	0	0	0

**Table 19. I<sup>2</sup>C-bus status register (S1STA - address D9H) bit description**

Bit	Symbol	Description
7:3	SC[4:0]	I <sup>2</sup> C-bus Status code.
2:0	-	Reserved, are always set to 0.

**6.4.5 I<sup>2</sup>C-bus operation modes**

**6.4.5.1 Master transmitter mode**

In this mode data is transmitted from master to slave. Before the Master Transmitter mode can be entered, S1CON must be initialized as follows:

**Table 20. I<sup>2</sup>C-bus control register (S1CON - address D8H)**

Bit	7	6	5	4	3	2	1	0
Symbol	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
Value	bit rate	1	0	0	0	x	bit rate	bit rate

CR2:0 define the bit rate (See [Table 17](#)). ENS1 must be set to 1 to enable the I<sup>2</sup>C-bus function. If the AA bit is 0, it will not acknowledge its own slave address or the general call address in the event of another device becoming master of the bus and it can not enter slave mode. STA, STO, and SI bits must be cleared to 0.

The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case, the data direction bit (R/W) will be logic 0 indicating a write. Data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

The I<sup>2</sup>C-bus will enter Master Transmitter mode by setting the STA bit. The I<sup>2</sup>C-bus logic will send the START condition as soon as the bus is free. After the START condition is transmitted, the SI bit is set, and the status code in S1STA should be 08H. This status code must be used to vector to an interrupt service routine where the user should load the slave address to S1DAT and data direction bit (SLA+W). The SI bit must be cleared before the data transfer can continue.

When the slave address and R/W bit have been transmitted and an acknowledgment bit has been received, the SI bit is set again, and the possible status codes are 18H, 20H, or 38H for the master mode or 68H, 78H, or 0B0H if the slave mode was enabled (setting AA = Logic 1). The appropriate action to be taken for each of these status codes is shown in [Table 22](#).




Fig 8. Format in the Master Transmitter mode

### 6.4.5.2 Master receiver mode

In the Master Receiver mode, data is received from a slave transmitter. The transfer started in the same manner as in the Master Transmitter mode. When the START condition has been transmitted, the interrupt service routine must load the slave address and the data direction bit to I<sup>2</sup>C-bus Data Register (S1DAT). The SI bit must be cleared before the data transfer can continue.

When the slave address and data direction bit have been transmitted and an acknowledge bit has been received, the SI bit is set, and the Status Register will show the status code. For master mode, the possible status codes are 40H, 48H, or 38H. For slave mode, the possible status codes are 68H, 78H, or B0H. Refer to [Table 24](#) for details.




Fig 9. Format of Master Receiver mode

After a repeated START condition, I<sup>2</sup>C-bus may switch to the Master Transmitter mode.




Fig 10. A Master Receiver switches to Master Transmitter after sending Repeated Start.

6.4.5.3 Slave receiver mode

In the Slave Receiver mode, data bytes are received from a master transmitter. To initialize the Slave Receiver mode, the user should write the slave address to the Slave Address Register (S1ADR) and the I<sup>2</sup>C-bus Control Register (S1CON) should be configured as follows:

Table 21. I<sup>2</sup>C-bus control register (S1CON - address D8H)

Bit	7	6	5	4	3	2	1	0
Symbol	CR2	ENS1	STA	STO	SI	AA	CR1	CR0
Value	-	1	0	0	0	1	-	-

CR2:0 are not used for slave mode. ENS1 must be set = 1 to enable I<sup>2</sup>C-bus function. AA bit must be set = 1 to acknowledge its own slave address or the general call address. STA, STO and SI are cleared to 0.

After S1ADR and S1CON are initialized, the interface waits until it is addressed by its own address or general address followed by the data direction bit which is 0(W). If the direction bit is 1(R), it will enter Slave Transmitter mode. After the address and the direction bit have been received, the SI bit is set and a valid status code can be read from the Status Register(S1STA). Refer to Table 25 for the status codes and actions.





Fig 11. Format of slave receiver mode

6.4.5.4 Slave transmitter mode

The first byte is received and handled as in the Slave Receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via P1[7]/SDA while the serial clock is input through P1[6]/SCL. START and

STOP conditions are recognized as the beginning and end of a serial transfer. In a given application, the I<sup>2</sup>C-bus may operate as a master and as a slave. In the slave mode, the I<sup>2</sup>C-bus hardware looks for its own slave address and the general call address. If one of these addresses is detected, an interrupt is requested. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action is not interrupted. If bus arbitration is lost in the master mode, the I<sup>2</sup>C-bus switches to the slave mode immediately and can detect its own slave address in the same serial transfer.



**Fig 12. Format of slave transmitter mode**




Fig 13. I<sup>2</sup>C-bus serial interface block diagram



Table 22. Master transmitter mode

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
08H	A START condition has been transmitted.	Load SLA+W	x	0	0	x	SLA+W will be transmitted; ACK bit will be received.
10H	A repeat START condition has been transmitted.	Load SLA+W or Load SLA+R	x	0	0	x	As above; SLA+W will be transmitted; I <sup>2</sup> C-bus switches to Master Receiver mode.
18H	SLA+W has been transmitted; ACK has been received.	Load data byte or	0	0	0	x	Data byte will be transmitted; ACK bit will be received.
		no S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.
20H	SLA+W has been transmitted; NOT-ACK has been received.	Load data byte or	0	0	0	x	Data byte will be transmitted; ACK bit will be received.
		no S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.
28H	Data byte in S1DAT has been transmitted; ACK has been received.	Load data byte or	0	0	0	x	Data byte will be transmitted; ACK bit will be received.
		no S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.

Table 22. Master transmitter mode ...continued

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
30H	Data byte in S1DAT has been transmitted, NOT ACK has been received.	Load data byte or	0	0	0	x	Data byte will be transmitted; ACK bit will be received.
		no S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted. STO flag will be reset.
38H	Arbitration lost in SLA+R/W or data bytes.	No S1DAT action or	0	0	0	x	I <sup>2</sup> C-bus will be released; not addressed slave will be entered.
		No S1DAT action	1	0	0	x	A START condition will be transmitted when the bus becomes free.

Table 23. Master Receiver mode

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	STA	
08H	A START condition has been transmitted.	Load SLA+R	x	0	0	x	SLA+R will be transmitted; ACK bit will be received.
10H	A repeat START condition has been transmitted.	Load SLA+R or	x	0	0	x	As above
		Load SLA+W					SLA+W will be transmitted; I <sup>2</sup> C-bus will be switched to Master Transmitter mode.
38H	Arbitration lost in NOT ACK bit.	no S1DAT action or	0	0	0	x	I <sup>2</sup> C-bus will be released; it will enter a slave mode.
		no S1DAT action	1	0	0	x	A START condition will be transmitted when the bus becomes free.
40H	SLA+R has been transmitted; ACK has been received.	no S1DAT action or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned.
		no S1DAT action or	0	0	0	1	Data byte will be received; ACK bit will be returned.
48H	SLA+R has been transmitted; NOT ACK has been received.	No S1DAT action or	1	0	0	x	Repeated START will be transmitted.
		no S1DAT action or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		no S1DAT action or	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.

Table 23. Master Receiver mode ...continued

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	STA	
50H	Data byte has been received; ACK has been returned.	Read data byte	0	0	0	0	Data byte will be received; NOT ACK bit will be returned.
		read data byte	0	0	0	1	Data byte will be received; ACK bit will be returned.
58H	Data byte has been received; NOT ACK has been returned.	Read data byte or	1	0	0	x	Repeated START will be transmitted.
		read data byte or	0	1	0	x	STOP condition will be transmitted; STO flag will be reset.
		read data byte	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset.

Table 24. Slave Receiver mode

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
60H	Own SLA+W has been received; ACK has been received.	no S1DAT action or	x	0	0	0	Data byte will be received and NOT ACK will be returned.
		no S1DAT action	x	0	0	1	Data byte will be received and ACK will be returned.
68H	Arbitration lost in SLA+R/W as master; Own SLA+W has been received, ACK returned.	No S1DAT action or	x	0	0	0	Data byte will be received and NOT ACK will be returned.
		no S1DAT action	x	0	0	1	Data byte will be received and ACK will be returned.
70H	General call address(00H) has been received, ACK has been returned.	No S1DAT action or	x	0	0	0	Data byte will be received and NOT ACK will be returned.
		no S1DAT action	x	0	0	1	Data byte will be received and ACK will be returned.
78H	Arbitration lost in SLA+R/W as master; General call address has been received, ACK bit has been returned.	no S1DAT action or	x	0	0	0	Data byte will be received and NOT ACK will be returned.
		no S1DAT action	x	0	0	1	Data byte will be received and ACK will be returned.
80H	Previously addressed with own SLA address; Data has been received; ACK has been returned.	Read data byte or	x	0	0	0	Data byte will be received and NOT ACK will be returned.
		read data byte	x	0	0	1	Data byte will be received; ACK bit will be returned.

Table 24. Slave Receiver mode ...continued

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
88H	Previously addressed with own SLA address; Data has been received; NOT ACK has been returned.	Read data byte or	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or general address.
		read data byte or	0	0	0	1	Switched to not addressed SLA mode; Own SLA will be recognized; general call address will be recognized if S1ADR.0 = 1.
		read data byte or	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		read data byte	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1. A START condition will be transmitted when the bus becomes free.
90H	Previously addressed with General call; Data has been received; ACK has been returned.	Read data byte or	x	0	0	0	Data byte will be received and NOT ACK will be returned.
		read data byte	x	0	0	1	Data byte will be received and ACK will be returned.
98H	Previously addressed with General call; Data has been received; NOT ACK has been returned.	Read data byte	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address.
		read data byte	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1.
		read data byte	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		read data byte	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1. A START condition will be transmitted when the bus becomes free.

Table 24. Slave Receiver mode ...continued

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
A0H	A STOP condition or repeated START condition has been received while still addressed as SLA/REC or SLA/TRX.	No S1DAT action	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address.
		no S1DAT action	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1.
		no S1DAT action	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		no S1DAT action	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1. A START condition will be transmitted when the bus becomes free.

Table 25. Slave transmitter mode

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
A8H	Own SLA+R has been received; ACK has been returned.	Load data byte or	x	0	0	0	Last data byte will be transmitted and ACK bit will be received.
		load data byte	x	0	0	1	Data byte will be transmitted; ACK will be received.
B0H	Arbitration lost in SLA+R/W as master; Own SLA+R has been received, ACK has been returned.	Load data byte or	x	0	0	0	Last data byte will be transmitted and ACK bit will be received.
		load data byte	x	0	0	1	Data byte will be transmitted; ACK bit will be received.
B8H	Data byte in S1DAT has been transmitted; ACK has been received.	Load data byte or	x	0	0	0	Last data byte will be transmitted and ACK bit will be received
		load data byte	x	0	0	1	Data byte will be transmitted; ACK will be received.

Table 25. Slave transmitter mode ...continued

Status code (S1STA)	Status of the I <sup>2</sup> C-bus hardware	Application software response					Next action taken by I <sup>2</sup> C-bus hardware
		to/from S1DAT	to S1CON				
			STA	STO	SI	AA	
C0H	Data byte in S1DAT has been transmitted; NOT ACK has been received.	No S1DAT action or	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address.
		no S1DAT action or	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1.
		no S1DAT action or	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		no S1DAT action	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1. A START condition will be transmitted when the bus becomes free.
C8H	Last data byte in S1DAT has been transmitted (AA = 0); ACK has been received.	No S1DAT action or	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address.
		no S1DAT action or	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1.
		no S1DAT action or	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		no S1DAT action	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if S1ADR.0 = 1. A START condition will be transmitted when the bus becomes free.

## 6.5 Timers/counters 0 and 1

The two 16-bit Timer/Counter registers: Timer 0 and Timer 1 can be configured to operate either as timers or event counters (see [Table 26](#) and [Table 27](#)).

In the 'Timer' function, the register is incremented every machine cycle. Thus, one can think of it as counting machine cycles. Since a machine cycle consists of six oscillator periods, the count rate is  $\frac{1}{6}$  of the oscillator frequency.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once every machine cycle.

When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register in the machine cycle following the one in which the transition was detected. Since it takes two machine cycles (12 oscillator periods) for 1-to-0 transition to be recognized, the maximum count rate is 1/12 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle. In addition to the 'Timer' or 'Counter' selection, Timer 0 and Timer 1 have four operating modes from which to select.

The 'Timer' or 'Counter' function is selected by control bits C/T in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

**Table 26. TMOD - Timer/Counter mode control register (address 89H) bit allocation**

*Not bit addressable; Reset value: 0000 0000B; Reset source(s): any source*

Bit	7	6	5	4	3	2	1	0
Symbol	T1GATE	T1C/T̄	T1M1	T1M0	T0GATE	T0C/T̄	T0M1	T0M0

**Table 27. TMOD - Timer/Counter mode control register (address 89H) bit description**

Bit	Symbol	Description
7	T1GATE	Gating control for Timer 1. When set, Timer/Counter is enabled only while the $\overline{\text{INT1}}$ pin is high and the TR1 control pin is set. When cleared, Timer 1 is enabled when the TR1 control bit is set.
6	T1C/T̄	Timer or Counter select for Timer 1. Cleared for Timer operation (input from CCLK). Set for Counter operation (input from T1 input pin).
5	T1M1	Mode select for Timer 1.
4	T1M0	
3	T0GATE	Gating control for Timer 0. When set, Timer/Counter is enabled only while the $\overline{\text{INT0}}$ pin is high and the TR0 control pin is set. When cleared, Timer 0 is enabled when the TR0 control bit is set.
2	T0C/T̄	Timer or Counter select for Timer 0. Cleared for Timer operation (input from CCLK). Set for Counter operation (input from T0 input pin).
1	T0M1	Mode Select for Timer 0.
0	T0M0	

**Table 28. TMOD - Timer/Counter mode control register (address 89H) M1/M0 operating mode**

M1	M0	Operating mode	
0	0	0	8048 timer 'TLx' serves as 5-bit prescaler.
0	1	1	16-bit Timer/Counter 'THx' and 'TLx' are cascaded; there is no prescaler.

**Table 28. TMOD - Timer/Counter mode control register (address 89H) M1/M0 operating mode ...continued**

M1	M0	Operating mode
1	0	2 8-bit auto-reload Timer/Counter 'THx' holds a value which is to be reloaded into 'TLx' each time it overflows.
1	1	3 (Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits.
1	1	3 (Timer 1) Timer/Counter 1 stopped.

**Table 29. TCON - Timer/Counter control register (address 88H) bit allocation**

Bit addressable; Reset value: 0000 0000B; Reset source(s): any reset

Bit	7	6	5	4	3	2	1	0
Symbol	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

**Table 30. TCON - Timer/Counter control register (address 88H) bit description**

Bit	Symbol	Description
7	TF1	Timer 1 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the processor vectors to Timer 1 Interrupt routine, or by software.
6	TR1	Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter 1 on/off.
5	TF0	Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the processor vectors to Timer 0 Interrupt routine, or by software.
4	TR0	Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter 0 on/off.
3	IE1	Interrupt 1 Edge flag. Set by hardware when external interrupt 1 edge/LOW-state is detected. Cleared by hardware when the interrupt is processed, or by software.
2	IT1	Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/LOW-state that triggers external interrupt 1.
1	IE0	Interrupt 0 Edge flag. Set by hardware when external interrupt 0 edge/LOW-state is detected. Cleared by hardware when the interrupt is processed, or by software.
0	IT0	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/LOW-state that triggers external interrupt 0.

**6.5.1 Mode 0**

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a fixed divide-by-32 prescaler. [Figure 14](#) shows Mode 0 operation.






Fig 14. Timer/Counter 0 or 1 in Mode 0 (13-bit counter)

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TF<sub>n</sub>. The count input is enabled to the Timer when TR<sub>n</sub> = 1 and either GATE = 0 or INT<sub>n</sub> = 1. (Setting GATE = 1 allows the Timer to be controlled by external input INT<sub>n</sub>, to facilitate pulse width measurements). TR<sub>n</sub> is a control bit in the Special Function Register TCON (Figure 5). The GATE bit is in the TMOD register.

The 13-bit register consists of all 8 bits of TH<sub>n</sub> and the lower 5 bits of TL<sub>n</sub>. The upper 3 bits of TL<sub>n</sub> are indeterminate and should be ignored. Setting the run flag (TR<sub>n</sub>) does not clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1 (see Figure 14). There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

6.5.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register (TH<sub>n</sub> and TL<sub>n</sub>) are used. See Figure 15.




Fig 15. Timer/Counter 0 or 1 in Mode 1 (16-bit counter)

6.5.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TL<sub>n</sub>) with automatic reload, as shown in Figure 16. Overflow from TL<sub>n</sub> not only sets TF<sub>n</sub>, but also reloads TL<sub>n</sub> with the contents of TH<sub>n</sub>, which must be preset by software. The reload leaves TH<sub>n</sub> unchanged. Mode 2 operation is the same for Timer 0 and Timer 1.




Fig 16. Timer/Counter 0 or 1 in Mode 2 (8-bit auto-reload)

### 6.5.4 Mode 3

When timer 1 is in Mode 3 it is stopped (holds its count). The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate 8-bit counters. The logic for Mode 3 and Timer 0 is shown in Figure 17. TL0 uses the Timer 0 control bits: T0C/T-bar, T0GATE, TR0, INT0-bar, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the 'Timer 1' interrupt.

Mode 3 is provided for applications that require an extra 8-bit timer. With Timer 0 in Mode 3, the P89V660/662/664 can look like it has an additional Timer.

**Note:** When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it into and out of its own Mode 3. It can still be used by the serial port as a baud rate generator, or in any application not requiring an interrupt.




Fig 17. Timer/Counter 0 Mode 3 (two 8-bit counters)

## 6.6 Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2 in the special function register T2CON. Timer 2 has four operating modes: Capture, Auto-reload (up or down counting), Clock-out, and Baud Rate Generator which are selected according to Table 31 using T2CON (Table 32 and Table 33) and T2MOD (Table 34 and Table 35).

**Table 31. Timer 2 operating mode**

RCLK+TCLK	CP/RL2	TR2	T2OE	Mode
0	0	1	0	16-bit auto reload
0	1	1	0	16-bit capture
0	0	1	1	Programmable Clock-Out
1	X	1	0	Baud rate generator
X	X	0	X	off

**Table 32. T2CON - Timer/Counter 2 control register (address C8H) bit allocation**

Bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2

**Table 33. T2CON - Timer/Counter 2 control register (address C8H) bit description**

Bit	Symbol	Description
7	TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK or TCLK = 1 or when Timer 2 is in Clock-out mode.
6	EXF2	Timer 2 external flag is set when Timer 2 is in capture, reload or baud rate mode, EXEN2 = 1 and a negative transition on T2EX occurs. If Timer 2 interrupt is enabled EXF2 = 1 causes the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software.
5	RCLK	Receive clock flag. When set, causes the UART to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.
4	TCLK	Transmit clock flag. When set, causes the UART to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.
3	EXEN2	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.
2	TR2	Start/stop control for Timer 2. A logic '1' enables the timer to run.
1	C/T2	Timer or counter select. (Timer 2) 0 = internal timer ( $f_{osc} / 6$ ) 1 = external event counter (falling edge triggered; external clock's maximum rate = $f_{osc} / 12$ ).
0	CP/RL2	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.

**Table 34. T2MOD - Timer 2 mode control register (address C9H) bit allocation**

Not bit addressable; Reset value: XX00 0000B

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	T2OE	DCEN


**Table 35. T2MOD - Timer 2 mode control register (address C9H) bit description**

Bit	Symbol	Description
7 to 2	-	Reserved for future use. Should be set to '0' by user programs.
1	T2OE	Timer 2 Output Enable bit. Used in programmable clock-out mode only.
0	DCEN	Down Count Enable bit. When set, this allows Timer 2 to be configured as an up/down-counter.

**6.6.1 Capture mode**

In the Capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0 Timer 2 is a 16-bit timer or counter (as selected by C/T2 in T2CON) which upon overflowing sets bit TF2, the Timer 2 overflow bit.

The capture mode is illustrated in [Figure 18](#).



**Fig 18. Timer 2 in Capture mode**

This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IEN0 register). If EXEN2 = 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively.

In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt). The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt.

There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2 pin transitions or  $f_{osc} / 6$  pulses. Since once loaded contents of RCAP2L and RCAP2H registers are not protected, once Timer2 interrupt is signalled it has to be serviced before new capture event on T2EX pin occurs. Otherwise, the next falling edge on T2EX pin will initiate reload of the current value from TL2 and TH2 to RCAP2L and RCAP2H and consequently corrupt their content related to previously reported interrupt.

6.6.2 Auto-reload mode (up or down-counter)

In the 16-bit auto-reload mode, Timer 2 can be configured as either a timer or counter (via C/T<sub>2</sub> in T2CON), then programmed to count up or down. The counting direction is determined by bit DCEN (Down-counter Enable) which is located in the T2MOD register (see Table 34 and Table 35). When reset is applied, DCEN = 0 and Timer 2 will default to counting up. If the DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 19 shows Timer 2 counting up automatically (DCEN = 0).




Fig 19. Timer 2 in Auto-reload mode (DCEN = 0)

In this mode, there are two options selected by bit EXEN2 in T2CON register. If EXEN2 = 0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

Auto reload frequency when Timer 2 is counting up can be determined from this formula:

$$\frac{\text{SupplyFrequency}}{(65536 \angle (RCAP2H, RCAP2L))} \tag{1}$$

Where SupplyFrequency is either f<sub>osc</sub> (C/T<sub>2</sub> = 0) or frequency of signal on T2 pin (C/T<sub>2</sub> = 1).

If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 is '1'.

Microcontroller's hardware will need three consecutive machine cycles in order to recognize falling edge on T2EX and set EXF2 = 1: in the first machine cycle pin T2EX has to be sampled as '1'; in the second machine cycle it has to be sampled as '0', and in the third machine cycle EXF2 will be set to '1'.

In [Figure 20](#), DCEN = 1 and Timer 2 is enabled to count up or down. This mode allows pin T2EX to control the direction of count. When a logic '1' is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.




Fig 20. Timer 2 in Auto Reload mode (DCEN = 1)

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2. The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed.

### 6.6.3 Programmable clock-out

A 50 % duty cycle clock can be programmed to come out on pin T2 (P1[0]). This pin, besides being a regular I/O pin, has two additional functions. It can be programmed:

1. To input the external clock for Timer/Counter 2, or
2. To output a 50 % duty cycle clock ranging from 122 Hz to 8 MHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T2OE in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in [Equation 2](#):

$$\frac{\text{OscillatorFrequency}}{2 \times (65536 \angle (\text{RCAP2H}, \text{RCAP2L}))} \tag{2}$$

Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 rollovers will not generate an interrupt. This is similar to when it is used as a baud rate generator.

6.6.4 Baud rate generator mode

Bits TCLK and/or RCLK in T2CON allow the UART transmit and receive baud rates to be derived from either Timer 1 or Timer 2 (See Section 6.7 for details). When TCLK = 0, Timer 1 is used as the UART transmit baud rate generator. When TCLK = 1, Timer 2 is used as the UART transmit baud rate generator. RCLK has the same effect for the UART receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – Timer 1 or Timer 2.

Figure 21 shows Timer 2 in baud rate generator mode:




Fig 21. Timer 2 in Baud Rate Generator mode

The baud rate generation mode is like the auto-reload mode, when a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

$$\text{Modes 1 and 3 Baud Rates} = \text{Timer 2 Overflow Rate} / 16$$

The timer can be configured for either 'timer' or 'counter' operation. In many applications, it is configured for 'timer' operation (C/T2 = 0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/6 the oscillator frequency). As a baud rate generator, it increments at the oscillator frequency. Thus the baud rate formula is as follows:

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{OscillatorFrequency}}{(16 \times (65536 - (RCAP2H, RCAP2L)))} \tag{3}$$

Where: (RCAP2H, RCAP2L) = The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the

baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. Under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers. [Table 36](#) shows commonly used baud rates and how they can be obtained from Timer 2.

### 6.6.5 Summary of baud rate equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2 (P1[0]) the baud rate is:

$$\text{Baud rate} = \text{Timer 2 overflow rate} / 16$$

If Timer 2 is being clocked internally, the baud rate is:

$$\text{Baud rate} = f_{\text{osc}} / (16 \times (65536 - (\text{RCAP2H}, \text{RCAP2L})))$$

Where  $f_{\text{osc}}$  = oscillator frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$\text{RCAP2H}, \text{RCAP2L} = 65536 - f_{\text{osc}} / (16 \times \text{baud rate})$$

**Table 36. Timer 2 generated commonly used baud rates**

Rate	Oscillator frequency	Timer 2	
		RCAP2H	RCAP2L
750 kBd	12 MHz	FF	FF
19.2 kBd	12 MHz	FF	D9
9.6 kBd	12 MHz	FF	B2
4.8 kBd	12 MHz	FF	64
2.4 kBd	12 MHz	FE	C8
600 Bd	12 MHz	FB	1E
220 Bd	12 MHz	F2	AF
600 Bd	6 MHz	FD	8F
220 Bd	6 MHz	F9	57

## 6.7 UARTs

The UART operates in all standard modes. Enhancements over the standard 80C51 UART include Framing Error detection, and automatic address recognition.



**6.7.1 Mode 0**

Serial data enters and exits through RXD and TXD outputs the shift clock. Only 8 bits are transmitted or received, LSB first. The baud rate is fixed at 1/6 of the CPU clock frequency. UART configured to operate in this mode outputs serial clock on TXD line no matter whether it sends or receives data on RXD line.

**6.7.2 Mode 1**

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logical 0), 8 data bits (LSB first), and a stop bit (logical 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1/2 overflow rate.

**6.7.3 Mode 2**

11 bits are transmitted (through TXD) or received (through RXD): start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or (e.g. the parity bit (P, in the PSW) could be moved into TB8). When data is received, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/16 or 1/32 of the CPU clock frequency, as determined by the SMOD1 bit in PCON.

**6.7.4 Mode 3**

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1/2 overflow rate.

**Table 37. SCON - Serial port control register (address 98H) bit allocation**

*Bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI

**Table 38. SCON - Serial port control register (address 98H) bit description**

Bit	Symbol	Description
7	SM0/FE	The usage of this bit is determined by SMOD0 in the PCON register. If SMOD0 = 0, this bit is SM0, which with SM1, defines the serial port mode. If SMOD0 = 1, this bit is FE (Framing Error). FE is set by the receiver when an invalid stop bit is detected. Once set, this bit cannot be cleared by valid frames but can only be cleared by software. (Note: It is recommended to set up UART mode bits SM0 and SM1 before setting SMOD0 to '1'.)
6	SM1	With SM0, defines the serial port mode (see <a href="#">Table 39</a> below).
5	SM2	Enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to '1', then RI will not be activated if the received 9th data bit (RB8) is '0'. In Mode 1, if SM2 = 1 then RI will not be activated if a valid stop bit was not received. In Mode 0, SM2 should be '0'.
4	REN	Enables serial reception. Set by software to enable reception. Clear by software to disable reception.

**Table 38. SCON - Serial port control register (address 98H) bit description ...continued**

Bit	Symbol	Description
3	TB8	The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
2	RB8	In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, if SM2 = 0, RB8 is the stop bit that was received. In Mode 0, RB8 is undefined.
1	TI	Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the stop bit in the other modes, in any serial transmission. Must be cleared by software.
0	RI	Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or approximately halfway through the stop bit time in all other modes. (See SM2 for exceptions). Must be cleared by software.

**Table 39. SCON - Serial port control register (address 98H) SM0/SM1 mode definition**

SM0, SM1	UART mode	Baud rate
0 0	0: shift register	CPU clock / 6
0 1	1: 8-bit UART	variable
1 0	2: 9-bit UART	CPU clock / 32 or CPU clock / 16
1 1	3: 9-bit UART	variable

**6.7.5 Framing error**

Framing error (FE) is reported in the SCON.7 bit if SMOD0 (PCON.6) = 1. If SMOD0 = 0, SCON.7 is the SM0 bit for the UART, it is recommended that SM0 is set up before SMOD0 is set to '1'.

**6.7.6 More about UART mode 1**

Reception is initiated by a detected 1-to-0 transition at RXD. For this purpose RXD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset to align its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated: (a) RI = 0, and (b) Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated.

**6.7.7 More about UART modes 2 and 3**

Reception is performed in the same manner as in mode 1.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated: (a) RI = 0, and (b) Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF.

### 6.7.8 Multiprocessor communications

UART modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received or transmitted. When data is received, the 9th bit is stored in RB8. The UART can be programmed so that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. One way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in a way that the 9th bit is '1' in an address byte and '0' in the data byte. With SM2 = 1, no slave will be interrupted by a data byte, i.e. the received 9th bit is '0'. However, an address byte having the 9th bit set to '1' will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed or not. The addressed slave will clear its SM2 bit and prepare to receive the data (still 9 bits long) that follow. The slaves that weren't being addressed leave their SM2 bits set and go on about their business, ignoring the subsequent data bytes.


SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit, although this is better done with the Framing Error flag. When UART receives data in mode 1 and SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

### 6.7.9 Automatic address recognition

Automatic address recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled for the UART by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the 'Given' address or the 'Broadcast' address. The 9 bit mode requires that the 9th information bit is a '1' to indicate that the received information is an address and not data.

Using the automatic address recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special function registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are 'don't care'. The SADEN mask can be logically ANDed with the SADDR to create the Given address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others.

This device uses the methods presented in [Figure 22](#) to determine if a Given or Broadcast address has been received or not.



**Fig 22. Schemes used by the UART to detect 'given' and 'broadcast' addresses when multiprocessor communications is enabled**

The following examples will help to show the versatility of this scheme.

Example 1, slave 0:

$$\begin{array}{r}
 \text{SADDR} = 1100\ 0000 \\
 \text{SADEN} = 1111\ 1101 \\
 \hline
 \text{Given} = 1100\ 00X0
 \end{array} \tag{4}$$

Example 2, slave 1:

$$\begin{array}{r}
 \text{SADDR} = 1100\ 0000 \\
 \text{SADEN} = 1111\ 1110 \\
 \hline
 \text{Given} = 1100\ 000X
 \end{array} \tag{5}$$

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a '0' in bit 0 and it ignores bit 1. Slave 1 requires a '0' in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a '0' in bit 1. A unique address for slave 1 would be 1100 0001 since a '1' in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Example 1, slave 0:

$$\begin{array}{r} \text{SADDR} = 1100\ 0000 \\ \text{SADEN} = 1111\ 1001 \\ \hline \text{Given} = 1100\ 0XX0 \end{array} \quad (6)$$

Example 2, slave 1:

$$\begin{array}{r} \text{SADDR} = 1110\ 0000 \\ \text{SADEN} = 1111\ 1010 \\ \hline \text{Given} = 1110\ 0X0X \end{array} \quad (7)$$

Example 2, slave 2:

$$\begin{array}{r} \text{SADDR} = 1100\ 0000 \\ \text{SADEN} = 1111\ 1100 \\ \hline \text{Given} = 1100\ 00XX \end{array} \quad (8)$$

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2. The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal. Upon reset SADDR and SADEN are loaded with 0s. This produces a given address of all 'don't cares' as well as a Broadcast address of all 'don't cares'. This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard UART drivers which do not make use of this feature.

## 6.8 Serial Peripheral Interface (SPI)

### 6.8.1 SPI features

- Master or slave operation
- 10 MHz bit frequency (max)
- LSB first or MSB first data transfer
- Four programmable bit rates
- End of transmission (SPIF)
- Write collision flag protection (WCOL)
- Wake-up from Idle mode (slave mode only)

### 6.8.2 SPI description

The serial peripheral interface allows high-speed synchronous data transfer between the P89V660/662/664 and peripheral devices or between several P89V660/662/664 devices. [Figure 23](#) shows the correspondence between master and slave SPI devices. The SCK

pin is the clock output and input for the master and slave modes, respectively. The SPI clock generator will start following a write to the master devices SPI data register. The written data is then shifted out of the MOSI pin on the master device into the MOSI pin of the slave device. Following a complete transmission of one byte of data, the SPI clock generator is stopped and the SPIF flag is set. An SPI interrupt request will be generated if the SPI Interrupt Enable bit (SPIE) and the SPI interrupt enable bit, ES3, are both set.

An external master drives the Slave Select input pin,  $\overline{SS}$  LOW to select the SPI module as a slave. If  $\overline{SS}$  has not been driven LOW, then the slave SPI unit is not active and the MOSI pin can also be used as an input port pin.

CPHA and CPOL control the phase and polarity of the SPI clock. [Figure 24](#) and [Figure 25](#) show the four possible combinations of these two bits.




Fig 23. SPI master-slave interconnection

Table 40. SPCR - SPI control register (address D5H) bit allocation

Bit addressable; Reset source(s): any reset; Reset value: 0000 0000B

Bit	7	6	5	4	3	2	1	0
Symbol	SPIE	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0

Table 41. SPCR - SPI control register (address D5H) bit description

Bit	Symbol	Description
7	SPIE	If both SPIE and ES3 are set to one, SPI interrupts are enabled.
6	SPEN	SPI enable bit. When set enables SPI.
5	DORD	Data transmission order. 0 = MSB first; 1 = LSB first in data transmission.
4	MSTR	Master/slave select. 1 = master mode, 0 = slave mode.
3	CPOL	Clock polarity. 1 = SCK is high when idle (active LOW), 0 = SCK is low when idle (active HIGH).

**Table 41. SPCR - SPI control register (address D5H) bit description ...continued**

Bit	Symbol	Description
2	CPHA	Clock Phase control bit. 1 = shift triggered on the trailing edge of the clock; 0 = shift triggered on the leading edge of the clock.
1	SPR1	SPI Clock Rate Select bit 1. Along with SPR0 controls the SCK rate of the device when a master. SPR1 and SPR0 have no effect on the slave. See <a href="#">Table 42</a> .
0	SPR0	SPI Clock Rate Select bit 0. Along with SPR1 controls the SCK rate of the device when a master. SPR1 and SPR0 have no effect on the slave. See <a href="#">Table 42</a> .

**Table 42. SPCR - SPI control register (address D5H) clock rate selection**

SPR1	SPR0	SCK = f <sub>osc</sub> divided by	
		6-clock mode	12-clock mode
0	0	2	4
0	1	8	16
1	0	32	64
1	1	64	128


**Table 43. SPSR - SPI status register (address AAH) bit allocation**

Bit addressable; Reset source(s): any reset; Reset value: 0000 0000B

Bit	7	6	5	4	3	2	1	0
Symbol	SPIF	WCOL	-	-	-	-	-	-

**Table 44. SPSR - SPI status register (address AAH) bit description**

Bit	Symbol	Description
7	SPIF	SPI interrupt flag. Upon completion of data transfer, this bit is set to '1'. If SPIE = 1 and ES3 = 1, an interrupt is then generated. This bit is cleared by software.
6	WCOL	Write Collision Flag. Set if the SPI data register is written to during data transfer. This bit is cleared by software.
5 to 0	-	Reserved for future use. Should be set to '0' by user programs.



**Fig 24. SPI transfer format with CPHA = 0**




Fig 25. SPI transfer format with CPHA = 1

### 6.9 Watchdog timer

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer Reset (WDTRST) SFR. The WDT is disabled at reset. To enable the WDT, the user must write 01EH and 0E1H, in sequence, to the WDTRST SFR. When the WDT is enabled, it will increment every machine cycle while the oscillator is running and there is no way to disable the WDT, except through a reset (either hardware reset or a WDT overflow reset). When the WDT overflows, it will drive an output reset HIGH pulse at the RST pin.

When the WDT is enabled (and thus running) the user needs to reset it by writing 01EH and 0E1H, in sequence, to the WDTRST SFR to avoid WDT overflow. The 14-bit counter reaches overflow when it reaches 16383 (3FFFH) and this will reset the device.

The WDT's counter cannot be read or written. When the WDT overflows it will generate an output pulse at the reset pin with a duration of 98 oscillator periods in 6 clock mode or 196 oscillator periods in 12 clock mode.

### 6.10 PCA

The PCA includes a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it. Module 0 is connected to CEX0, module 1 to CEX1, etc. Registers CH and CL contain current value of the free running up counting 16-bit PCA timer. The PCA timer is a common time base for all five modules and can be programmed to run at:  $\frac{1}{6}$  the oscillator frequency,  $\frac{1}{2}$  the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1[2]). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR (see [Table 45](#) and [Table 46](#)).






Fig 26. PCA

In the CMOD SFR there are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during Idle mode, WDTE which enables or disables the Watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows.

The watchdog timer function is implemented in module 4 of PCA.

The CCON SFR contains the run control bit for the PCA (CR) and the flags for the PCA timer (CF) and each module (CCF4:0). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags can only be cleared by software. All the modules share one interrupt vector. The PCA interrupt system is shown in [Figure 27](#).

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. The registers contain the bits that control the mode that each module will operate in.

The ECCF bit (from CCAPMn.0 where n = 0, 1, 2, 3, or 4 depending on the module) enables the CCFn flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module (see [Figure 27](#)).

PWM (CCAPMn.1) enables the pulse width modulation mode.

The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.

The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition.

The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.




Fig 27. PCA interrupt system

Table 45. CMOD - PCA counter mode register (address C1H) bit allocation

Not bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF

**Table 46. CMOD - PCA counter mode register (address C1H) bit description**

Bit	Symbol	Description
7	CIDL	Counter Idle Control: CIDL = 0 programs the PCA Counter to continue functioning during Idle mode. CIDL = 1 programs it to be gated off during idle.
6	WDTE	WatchDog Timer Enable: WDTE = 0 disables watchdog timer function on module 4. WDTE = 1 enables it.
5 to 3	-	Reserved for future use. Should be set to '0' by user programs.
2 to 1	CPS1, CPS0	PCA Count Pulse Select (see <a href="#">Table 47</a> below).
0	ECF	PCA Enable Counter Overflow Interrupt: ECF = 1 enables CF bit in CCON to generate an interrupt. ECF = 0 disables that function.

**Table 47. CMOD - PCA counter mode register (address C1H) count pulse select**

CPS1	CPS0	Select PCA input
0	0	0 Internal clock, $f_{osc} / 6$
0	1	1 Internal clock, $f_{osc} / 6$
1	0	2 Timer 0 overflow
1	1	3 External clock at ECI/P1[2] pin (max rate = $f_{osc} / 4$ )

**Table 48. CCON - PCA counter control register (address 0C0H) bit allocation**

Bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0

**Table 49. CCON - PCA counter control register (address 0C0H) bit description**

Bit	Symbol	Description
7	CF	PCA Counter Overflow Flag. Set by hardware when the counter rolls over. CF flags an interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software but can only be cleared by software.
6	CR	PCA Counter Run Control Bit. Set by software to turn the PCA counter on. Must be cleared by software to turn the PCA counter off.
5	-	Reserved for future use. Should be set to '0' by user programs.
4	CCF4	PCA Module 4 Interrupt Flag. Set by hardware when a match or capture occurs. Must be cleared by software.
3	CCF3	PCA Module 3 Interrupt Flag. Set by hardware when a match or capture occurs. Must be cleared by software.
2	CCF2	PCA Module 2 Interrupt Flag. Set by hardware when a match or capture occurs. Must be cleared by software.
1	CCF1	PCA Module 1 Interrupt Flag. Set by hardware when a match or capture occurs. Must be cleared by software.
0	CCF0	PCA Module 0 Interrupt Flag. Set by hardware when a match or capture occurs. Must be cleared by software.

**Table 50. CCAPMn - PCA modules compare/capture register (address CCAPM0 0C2H, CCAPM1 0C3H, CCAPM2 0C4H, CCAPM3 0C5H, CCAPM4 0C6H) bit allocation**

Not bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn

**Table 51. CCAPMn - PCA modules compare/capture register (address CCAPM0 0C2H, CCAPM1 0C3H, CCAPM2 0C4H, CCAPM3 0C5H, CCAPM4 0C6H) bit description**

Bit	Symbol	Description
7	-	Reserved for future use. Should be set to '0' by user programs.
6	ECOMn	Enable Comparator. ECOMn = 1 enables the comparator function.
5	CAPPn	Capture Positive, CAPPn = 1 enables positive edge capture.
4	CAPNn	Capture Negative, CAPNn = 1 enables negative edge capture.
3	MATn	Match. When MATn = 1 a match of the PCA counter with this module's compare/capture register causes the CCFn bit in CCON to be set, flagging an interrupt.
2	TOGn	Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle.
1	PWMn	Pulse Width Modulation mode. PWMn = 1 enables the CEXn pin to be used as a pulse width modulated output.
0	ECCFn	Enable CCF Interrupt. Enables compare/capture flag CCFn in the CCON register to generate an interrupt.

**Table 52. PCA module modes (CCAPMn register)**

ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	Module function
0	0	0	0	0	0	0	no operation
x	1	0	0	0	0	x	16-bit capture by a positive-edge trigger on CEXn
x	0	1	0	0	0	x	16-bit capture by a negative-edge trigger on CEXn
x	1	1	0	0	0	x	16-bit capture by any transition on CEXn
1	0	0	1	0	0	x	16-bit software timer
1	0	0	1	1	0	x	16-bit high-speed output
1	0	0	0	0	1	0	8-bit PWM
1	0	0	1	x	0	x	watchdog timer

### 6.10.1 PCA capture mode

To use one of the PCA modules in the capture mode (Figure 28) either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH).




Fig 28. PCA capture mode

If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated.

### 6.10.2 16-bit software timer mode

The PCA modules can be used as software timers (Figure 29) by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set.




Fig 29. PCA compare mode

### 6.10.3 High-speed output mode

In this mode (Figure 30) the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set.




Fig 30. PCA high-speed output mode

### 6.10.4 Pulse width modulator mode

All of the PCA modules can be used as PWM outputs (Figure 31). Output frequency depends on the source for the PCA timer.




Fig 31. PCA PWM mode

All of the modules will have the same frequency of output because they all share one and only PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPnL. When the value of the PCA CL SFR is less than the

value in the module's CCAPnL SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPnL is reloaded with the value in CCAPnH. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

### 6.10.5 PCA watchdog timer

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a Watchdog. However, this module can still be used for other modes if the Watchdog is not needed. [Figure 31](#) shows a diagram of how the Watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.

user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine shown above.

In order to hold off the reset, the user has three options:

1. Periodically change the compare value so it will never match the PCA timer.
2. Periodically change the PCA timer value so it will never match the compare values.
3. Disable the Watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for **all** modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

```
;CALL the following WATCHDOG subroutine periodically.
CLR   EA           ;Hold off interrupts
MOV   CCAP4L,#00  ;Next compare value is within 255 counts of
                        current PCA timer value
MOV   CCAP4H,CH
SETB  EA           ;Re-enable interrupts
RET
```

This routine should not be part of an interrupt service routine, because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the Watchdog will keep getting reset. Thus, the purpose of the Watchdog would be defeated. Instead, call this subroutine from the main program within 2<sup>16</sup> count of the PCA timer.



## 6.11 Security bits

The security bits protects against software piracy and prevents the contents of the flash from being read by unauthorized parties in Parallel Programmer mode and ISP mode. Since the end application might need to erase pages and read from the code memory, the security bits have no effect in IAP mode. However, the security bits' programmed/erased state may be read using IAP function calls allowing the end user code to limit access, if desired. The security bits and their effects are shown in [Table 53](#).

**Note: On this device MOV<sub>C</sub> instructions executed from external code memory are disabled from fetching code bytes from internal code memory.**

**Table 53. Security bit functions**


Security bit	Description
1	Write protect. When programmed, prohibits further erasing or programming, except to program other security bits or a chip erase.
2	Read protect. When programmed inhibits reading of user code memory.
3	External execution inhibit. When programmed prevents any execution of instructions from external code memory.

## 6.12 Interrupt priority and polling sequence

The device supports eight interrupt sources under a four level priority scheme. [Table 54](#) summarizes the polling sequence of the supported interrupts. Note that the SPI serial interface and the UART share the same interrupt vector. (See [Figure 32](#)).

**Table 54. Interrupt polling sequence**

Description	Interrupt flag	Vector address	Interrupt enable	Interrupt priority	Service priority	Wake-up Power-down
External Interrupt 0	IE0	0003H	EX0	PX0/H	1 (highest)	yes
T0	TF0	000BH	ET0	PT0/H	3	no
External Interrupt 1	IE1	0013H	EX1	PX1/H	4	yes
T1	TF1	001BH	ET1	PT1/H	5	no
UART	TI/RI	0023H	ES0	PS0/H	6	no
I <sup>2</sup> C-bus (primary)	-	002BH	ES1	PS1/H	2	no
PCA	CF/CCFn	0033H	EC	PPCH	8	no
T2	TF2, EXF2	003BH	ET2	PT2/H	7	no
I <sup>2</sup> C-bus (secondary)	-	0043H	ES2	PS2/H	10	no
SPI	SPIF	004BH	ES3	PS3/H	9	no



002aab919

Fig 32. Interrupt structure

**Table 55. IEN0 - Interrupt enable register 0 (address A8H) bit allocation**

*Bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	EA	EC	ES1	ES0	ET1	EX1	ET0	EX0

**Table 56. IEN0 - Interrupt enable register 0 (address A8H) bit description**

Bit	Symbol	Description
7	EA	Interrupt Enable Bit: EA = 1 interrupt(s) can be serviced, EA = 0 interrupt servicing disabled.
6	EC	PCA Interrupt Enable bit.
5	ES1	I <sup>2</sup> C-bus Interrupt Enable (primary).
4	ES0	Serial Port Interrupt Enable
3	ET1	Timer 1 Overflow Interrupt Enable.
2	EX1	External Interrupt 1 Enable.
1	ET0	Timer 0 Overflow Interrupt Enable.
0	EX0	External Interrupt 0 Enable.

**Table 57. IEN1 - Interrupt enable register 1 (address E8H) bit allocation**

*Bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	ES3	ES2	ET2

**Table 58. IEN1 - Interrupt enable register 1 (address E8H) bit description**

Bit	Symbol	Description
7 to 3	-	Reserved for future use. Should be set to '0' by user programs.
2	ES3	SPI Interrupt Enable.
1	ES2	I <sup>2</sup> C-bus Interrupt Enable (secondary).
0	ET2	Timer 2 Interrupt Enable.

**Table 59. IP0 - Interrupt priority 0 low register (address B8H) bit allocation**

*Bit addressable; Reset value: 00H*

Bit	7	6	5	4	3	2	1	0
Symbol	PT2	PPC	PS1	PS0	PT1	PX1	PT0	PX0

**Table 60. IP0 - Interrupt priority 0 low register (address B8H) bit description**

Bit	Symbol	Description
7	PT2	Timer 2 Interrupt Priority Low Bit.
6	PPC	PCA Interrupt Priority Low Bit.
5	PS1	I <sup>2</sup> C-bus Interrupt Priority Low Bit.
4	PS0	Serial Port Interrupt Priority Low Bit.
3	PT1	Timer 1 Interrupt Priority Low Bit.
2	PX1	External Interrupt 1 Priority Low Bit.
1	PT0	Timer 0 Interrupt Priority Low Bit.
0	PX0	External Interrupt 0 Priority Low Bit.

**Table 61. IP0H - Interrupt priority 0 high register (address B7H) bit allocation**

Not bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	PT2H	PPCH	PS1H	PS0H	PT1H	PX1H	PT0H	PX0H

**Table 62. IP0H - Interrupt priority 0 high register (address B7H) bit description**

Bit	Symbol	Description
7	PT2H	Timer 2 Interrupt Priority High Bit.
6	PPCH	PCA Interrupt Priority High Bit.
5	PS1H	I <sup>2</sup> C-bus Interrupt Priority High Bit (primary).
4	PS0H	Serial Port Interrupt Priority High Bit.
3	PT1H	Timer 1 Interrupt Priority High Bit.
2	PX1H	External Interrupt 1 Priority High Bit.
1	PT0H	Timer 0 Interrupt Priority High Bit.
0	PX0H	External Interrupt 0 Priority High Bit.

**Table 63. IP1 - Interrupt priority 1 register (address 91H) bit allocation**

Bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	PS3	PS2

**Table 64. IP1 - Interrupt priority 1 register (address 91H) bit description**

Bit	Symbol	Description
7 to 2	-	Reserved for future use. Should be set to '0' by user programs.
1	PS3	SPI Interrupt Priority Low Bit.
0	PS2	I <sup>2</sup> C-bus Interrupt Priority 1 Low Bit (secondary).

**Table 65. IP1H - Interrupt priority 1 high register (address 92H) bit allocation**

Not bit addressable; Reset value: 00H

Bit	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	PS3H	PS2H

**Table 66. IP1H - Interrupt priority 1 high register (address 92H) bit description**

Bit	Symbol	Description
7 to 2	-	Reserved for future use. Should be set to '0' by user programs.
1	PS3H	SPI Interrupt Priority High Bit.
0	PS2H	I <sup>2</sup> C-bus Interrupt Priority High Bit (secondary).

### 6.13 Power-saving modes

The device provides two power saving modes of operation for applications where power consumption is critical. The two modes are idle and power-down, see [Table 67](#).

**6.13.1 Idle mode**

Idle mode is entered setting the IDL bit in the PCON register. In Idle mode, the program counter is stopped. The system clock continues to run and all interrupts and peripherals remain active. The on-chip RAM and the special function registers hold their data during this mode.

The device exits Idle mode through either a system interrupt or a hardware reset. Exiting Idle mode via system interrupt, the start of the interrupt clears the IDL bit and exits Idle mode. After exit the Interrupt Service Routine, the interrupted program resumes execution beginning at the instruction immediately following the instruction which invoked the Idle mode. A hardware reset starts the device similar to a power-on reset.

**6.13.2 Power-down mode**

The Power-down mode is entered by setting the PD bit in the PCON register. In the Power-down mode, the clock is stopped and external interrupts are active for level sensitive interrupts only. SRAM contents are retained during Power-down, the minimum V<sub>DD</sub> level is 2.0 V.

The device exits Power-down mode through either an enabled external level sensitive interrupt or a hardware reset. The start of the interrupt clears the PD bit and exits Power-down. Holding the external interrupt pin low restarts the oscillator, the signal must hold low at least 1024 clock cycles before bringing back high to complete the exit. Upon interrupt signal restored to logic V<sub>IH</sub>, the interrupt service routine program execution resumes beginning at the instruction immediately following the instruction which invoked Power-down mode. A hardware reset starts the device similar to power-on reset.

To exit properly out of Power-down, the reset or external interrupt should not be executed before the V<sub>DD</sub> line is restored to its normal operating voltage. Be sure to hold V<sub>DD</sub> voltage long enough at its normal operating level for the oscillator to restart and stabilize (normally less than 10 ms).

**Table 67. Power-saving modes**

Mode	Initiated by	State of MCU	Exited by
Idle mode	Software (Set IDL bit in PCON) MOV PCON, #01H	CLK is running. Interrupts, serial port and timers/counters are active. Program Counter is stopped. ALE and PSEN signals at a HIGH-state during Idle. All registers remain unchanged.	Enabled interrupt or hardware reset. Start of interrupt clears IDL bit and exits Idle mode, after the ISR RETI instruction, program resumes execution beginning at the instruction following the one that invoked Idle mode. A hardware reset restarts the device similar to a power-on reset.
Power-down mode	Software (Set PD bit in PCON) MOV PCON, #02H	CLK is stopped. On-chip SRAM and SFR data is maintained. ALE and PSEN signals at a LOW-state during power-down. External Interrupts are only active for level sensitive interrupts, if enabled.	Enabled external level sensitive interrupt or hardware reset. Start of interrupt clears PD bit and exits Power-down mode, after the ISR RETI instruction program resumes execution beginning at the instruction following the one that invoked Power-down mode. A hardware reset restarts the device similar to a power-on reset.

## 6.14 System clock and clock options

### 6.14.1 Clock input options and recommended capacitor values for the oscillator

Shown in [Figure 33](#) and [Figure 34](#) are the input and output of an internal inverting amplifier (XTAL1, XTAL2), which can be configured for use as an on-chip oscillator.

When driving the device from an external clock source, XTAL2 should be left disconnected and XTAL1 should be driven.

At start-up, the external oscillator may encounter a higher capacitive load at XTAL1 due to interaction between the amplifier and its feedback capacitance. However, the capacitance will not exceed 15 pF once the external signal meets the  $V_{IL}$  and  $V_{IH}$  specifications.



Resonator manufacturer, supply voltage, and other factors may cause circuit performance to differ from one application to another.  $C_1$  and  $C_2$  should be adjusted appropriately for each design. [Table 68](#) shows the typical values for  $C_1$  and  $C_2$  vs. resonator type for various frequencies

**Table 68. Recommended values for  $C_1$  and  $C_2$  by crystal type**

Resonator	$C_1 = C_2$
Quartz	20 pF to 30 pF
Ceramic	40 pF to 50 pF

### 6.14.2 Clock doubling option

By default, the device runs at six clocks per machine cycle. The device may be run in 12 clocks per machine cycle mode by flash programming of the 6x/12x bit.



## 7. Limiting values

**Table 69. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to  $V_{SS}$  unless otherwise noted.

Symbol	Parameter	Conditions	Min	Max	Unit
$T_{amb(bias)}$	bias ambient temperature		-55	+125	°C
$T_{stg}$	storage temperature		-65	+150	°C
$V_I$	input voltage	on $\overline{EA}$ pin to $V_{SS}$	-0.5	14	V
$V_n$	voltage on any other pin	except $V_{SS}$ , with respect to $V_{DD}$	-0.5	$V_{DD} + 0.5$	V
$I_{OL(I/O)}$	LOW-level output current per input/output pin		-	15	mA
$P_{tot(pack)}$	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	1.5	W

## 8. Static characteristics

**Table 70. Static characteristics**

$T_{amb} = -40\text{ °C to }+85\text{ °C}$ ;  $V_{DD} = 4.5\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$n_{endu(fl)}$	endurance of flash memory	JEDEC Standard A117	[1] 10000	-	-	cycles
$t_{ret(fl)}$	flash memory retention time	JEDEC Standard A103	[1] 100	-	-	years
$I_{latch}$	I/O latch-up current	JEDEC Standard 78	[1] $100 + I_{DD}$	-	-	mA
$V_{th(HL)}$	HIGH-LOW threshold voltage	except SCL, SDA	-0.5	-	$0.2V_{DD} - 0.1$	V
$V_{IL}$	LOW-level input voltage	SCL, SDA	-0.5	-	$0.3V_{DD}$	V
$V_{th(LH)}$	LOW-HIGH threshold voltage	except SCL, SDA, XTAL1, RST	$0.2V_{DD} + 0.9$	-	$V_{DD} + 0.5$	V
$V_{IH}$	HIGH-level input voltage	SCL, SDA	$0.7V_{DD}$	-	$V_{DD} + 0.5$	V
		XTAL1, RST	$0.7V_{DD}$	-	6.0	V
$V_{OL}$	LOW-level output voltage	$V_{DD} = 4.5\text{ V}$ , except, $\overline{PSEN}$ , ALE, SCL, SDA	[2][3][4]			
		$I_{OL} = 1.6\text{ mA}$	-	-	0.4	V
		$V_{DD} = 4.5\text{ V}$ , ALE, $\overline{PSEN}$				
		$I_{OL} = 3.2\text{ mA}$	-	-	0.45	V
		$V_{DD} = 4.5\text{ V}$ , SCL, SDA				
		$I_{OL} = 3.0\text{ mA}$	-	-	0.4	V
$V_{OH}$	HIGH-level output voltage	$V_{DD} = 4.5\text{ V}$ , ports 1, 2, 3, 4	[5]			
		$I_{OH} = -30\text{ }\mu\text{A}$	$V_{DD} - 0.7$	-	-	V
		$V_{DD} = 4.5\text{ V}$ , Port 0 in External Bus mode, ALE, $\overline{PSEN}$				
		$I_{OH} = -3.2\text{ mA}$	$V_{DD} - 0.7$	-	-	V
$I_{IL}$	LOW-level input current	$V_I = 0.4\text{ V}$ , ports 1, 2, 3, 4	-1	-	-75	$\mu\text{A}$


**Table 70. Static characteristics ...continued**

$T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ ;  $V_{DD} = 4.5\text{ V}$  to  $5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{THL}$	HIGH-LOW transition current	$V_I = 2\text{ V}$ , ports 1, 2, 3, 4	[6] -	-	-650	$\mu\text{A}$
$I_{LI}$	input leakage current	$0.45\text{ V} < V_I < V_{DD} - 0.3\text{ V}$ , port 0	-	-	$\pm 10$	$\mu\text{A}$
		$0\text{ V} < V_I < 6\text{ V}$ , $0\text{ V} < V_{DD} < 5.5\text{ V}$ , SCL, SDA	-	-	10	$\mu\text{A}$
$R_{pd}$	pull-down resistance	on pin RST	40	-	225	$\text{k}\Omega$
$C_{iss}$	input capacitance	@ 1 MHz, $T_{amb} = 25\text{ }^{\circ}\text{C}$ , $V_I = 0\text{ V}$	[7] -	-	15	$\text{pF}$
$I_{DD(oper)}$	operating supply current	$f_{osc} = 12\text{ MHz}$	-	-	11.5	$\text{mA}$
		$f_{osc} = 40\text{ MHz}$	-	-	50	$\text{mA}$
		Programming and erase mode	-	-	70	$\text{mA}$
$I_{DD(idle)}$	Idle mode supply current	$f_{osc} = 12\text{ MHz}$	-	-	8.5	$\text{mA}$
		$f_{osc} = 40\text{ MHz}$	-	-	42	$\text{mA}$
$I_{DD(pd)}$	Power-down mode supply current	minimum $V_{DD} = 2\text{ V}$	-	-	90	$\mu\text{A}$

- [1] This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.
- [2] Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:
  - a) Maximum  $I_{OL}$  per 8-bit port: 26 mA
  - b) Maximum  $I_{OL}$  total for all outputs: 71 mA
  - c) If  $I_{OL}$  exceeds the test condition,  $V_{OH}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- [3] Capacitive loading on Ports 0 and 2 may cause spurious noise to be superimposed on the  $V_{OL}$  of ALE and Ports 1 and 3. The noise due to external bus capacitance discharging into the Port 0 and 2 pins when the pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger STROBE input.
- [4] Load capacitance for Port 0, ALE and  $\overline{\text{PSEN}} = 100\text{ pF}$ , load capacitance for all other outputs = 80 pF.
- [5] Capacitive loading on Ports 0 and 2 may cause the  $V_{OH}$  on ALE and  $\overline{\text{PSEN}}$  to momentarily fall below the  $V_{DD} - 0.7$  specification when the address bits are stabilizing.
- [6] Pins of Ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_I$  is approximately 2 V.
- [7] Pin capacitance is characterized but not tested.  $\overline{\text{EA}} = 25\text{ pF}$  (max).





- (1) Maximum active I<sub>DD</sub>
- (2) Maximum idle I<sub>DD</sub>
- (3) Typical active I<sub>DD</sub>
- (4) Typical idle I<sub>DD</sub>

**Fig 35. I<sub>DD</sub> vs. frequency**

## 9. Dynamic characteristics

**Table 71. Dynamic characteristics**

Over operating conditions: load capacitance for Port 0, ALE, and  $\overline{\text{PSEN}} = 100 \text{ pF}$ ; load capacitance for all other outputs =  $80 \text{ pF}$

$T_{\text{amb}} = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ ;  $V_{\text{DD}} = 4.5 \text{ V}$  to  $5.5 \text{ V}$ ;  $V_{\text{SS}} = 0 \text{ V}$  <sup>[1][2]</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{osc}}$	oscillator frequency	12-clock mode	0	-	40	MHz
		6-clock mode	0	-	20	MHz
		IAP	0.25	-	40	MHz
$t_{\text{LHLL}}$	ALE pulse width		$2T_{\text{cy}(\text{clk})} - 15$	-	-	ns
$t_{\text{AVLL}}$	address valid to ALE LOW time		$T_{\text{cy}(\text{clk})} - 15$	-	-	ns
$t_{\text{LLAX}}$	address hold after ALE LOW time		$T_{\text{cy}(\text{clk})} - 15$	-	-	ns
$t_{\text{LLIV}}$	ALE LOW to valid instruction in time		-	-	$4T_{\text{cy}(\text{clk})} - 45$	ns
$t_{\text{LLPL}}$	ALE LOW to $\overline{\text{PSEN}}$ LOW time		$T_{\text{cy}(\text{clk})} - 15$	-	-	ns
$t_{\text{PLPH}}$	$\overline{\text{PSEN}}$ pulse width		$3T_{\text{cy}(\text{clk})} - 15$	-	-	ns
$t_{\text{PLIV}}$	$\overline{\text{PSEN}}$ LOW to valid instruction in time		-	-	$3T_{\text{cy}(\text{clk})} - 50$	ns
$t_{\text{PXIX}}$	input instruction hold after $\overline{\text{PSEN}}$ time		0	-	-	ns
$t_{\text{PXIZ}}$	input instruction float after $\overline{\text{PSEN}}$ time		-	-	$T_{\text{cy}(\text{clk})} - 15$	ns
$t_{\text{PXAV}}$	$\overline{\text{PSEN}}$ to address valid time		$T_{\text{cy}(\text{clk})} - 8$	-	-	ns
$t_{\text{AVIV}}$	address to valid instruction in time		-	-	$5T_{\text{cy}(\text{clk})} - 60$	ns
$t_{\text{PLAZ}}$	$\overline{\text{PSEN}}$ LOW to address float time		-	-	10	ns
$t_{\text{RLRH}}$	$\overline{\text{RD}}$ LOW pulse width		$6T_{\text{cy}(\text{clk})} - 30$	-	-	ns
$t_{\text{WLWH}}$	$\overline{\text{WR}}$ LOW pulse width		$6T_{\text{cy}(\text{clk})} - 30$	-	-	ns
$t_{\text{RLDV}}$	$\overline{\text{RD}}$ LOW to valid data in time		-	-	$5T_{\text{cy}(\text{clk})} - 50$	ns
$t_{\text{RHDX}}$	data hold after $\overline{\text{RD}}$ time		0	-	-	ns
$t_{\text{RHDX}}$	data float after $\overline{\text{RD}}$ time		-	-	$2T_{\text{cy}(\text{clk})} - 12$	ns
$t_{\text{LLDV}}$	ALE LOW to valid data in time		-	-	$8T_{\text{cy}(\text{clk})} - 50$	ns
$t_{\text{AVDV}}$	address to valid data in time		-	-	$9T_{\text{cy}(\text{clk})} - 75$	ns
$t_{\text{LLWL}}$	ALE LOW to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ LOW time		$3T_{\text{cy}(\text{clk})} - 15$	-	$3T_{\text{cy}(\text{clk})} + 15$	ns
$t_{\text{AVWL}}$	address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ LOW time		$4T_{\text{cy}(\text{clk})} - 30$	-	-	ns
$t_{\text{WHQX}}$	data hold after $\overline{\text{WR}}$ time		$T_{\text{cy}(\text{clk})} - 20$	-	-	ns
$t_{\text{QVWH}}$	data output valid to $\overline{\text{WR}}$ HIGH time		$7T_{\text{cy}(\text{clk})} - 50$	-	-	ns
$t_{\text{RLAZ}}$	$\overline{\text{RD}}$ LOW to address float time		-	-	0	ns
$t_{\text{WHLH}}$	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ HIGH to ALE HIGH time		$T_{\text{cy}(\text{clk})} - 15$	-	$T_{\text{cy}(\text{clk})} + 15$	ns

[1]  $T_{\text{cy}(\text{clk})} = 1 / f_{\text{osc}}$ .

[2] Calculated values are for 6-clock mode only.

**9.1 Explanation of symbols**


Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A — Address
- C — Clock
- D — Input data
- H — Logic level HIGH
- I — Instruction (program memory contents)
- L — Logic level LOW or ALE
- P —  $\overline{\text{PSEN}}$
- Q — Output data
- R —  $\overline{\text{RD}}$  signal
- T — Time
- V — Valid
- W —  $\overline{\text{WR}}$  signal
- X — No longer a valid logic level
- Z — High impedance (Float)


Example:

$t_{\text{AVLL}}$  = Address valid to ALE LOW time


$t_{\text{LLPL}}$  = ALE LOW to  $\overline{\text{PSEN}}$  LOW time



**Fig 36. External program memory read cycle**



**Fig 37. External data memory read cycle**



**Fig 38. External data memory write cycle**

Table 72. External clock drive

Symbol	Parameter	Oscillator				Unit
		40 MHz		Variable		
		Min	Max	Min	Max	
$f_{osc}$	oscillator frequency	-	-	0	40	MHz
$T_{cy(clk)}$	clock cycle time	25	-	-	-	ns
$t_{CHCX}$	clock HIGH time	8.75	-	$0.35T_{cy(clk)}$	$0.65T_{cy(clk)}$	ns
$t_{CLCX}$	clock LOW time	8.75	-	$0.35T_{cy(clk)}$	$0.65T_{cy(clk)}$	ns
$t_{CLCH}$	clock rise time	-	10	-	-	ns
$t_{CHCL}$	clock fall time	-	10	-	-	ns




Fig 39. External clock drive waveform

Table 73. Serial port timing

Symbol	Parameter	Oscillator				Unit
		40 MHz		Variable		
		Min	Max	Min	Max	
$T_{XLXL}$	serial port clock cycle time	0.3	-	$12T_{cy(clk)}$	-	$\mu s$
$t_{QVXH}$	output data set-up to clock rising edge time	117	-	$10T_{cy(clk)} - 133$	-	ns
$t_{XHQX}$	output data hold after clock rising edge time	0	-	$2T_{cy(clk)} - 50$	-	ns
$t_{XHDX}$	input data hold after clock rising edge time	0	-	0	-	ns
$t_{XHDV}$	input data valid to clock rising edge time	-	117	-	$10T_{cy(clk)} - 133$	ns




Fig 40. Shift register mode timing waveforms

Table 74. I<sup>2</sup>C-bus interface timing (12-clock mode)

Symbol	Parameter	Conditions	Input	Output	Unit
$t_{HD;STA}$	hold time (repeated) START condition		$\geq 14T_{cy(clk)}$	$> 4.0$ <sup>[1]</sup>	$\mu s$
$t_{LOW}$	LOW period of the SCL clock		$\geq 16T_{cy(clk)}$	$> 4.7$ <sup>[1]</sup>	$\mu s$
$t_{HIGH}$	HIGH period of the SCL clock		$\geq 14T_{cy(clk)}$	$> 4.0$ <sup>[1]</sup>	$\mu s$
$t_r(SCL)$	SCL rise time		$\leq 1$	$-$ <sup>[2]</sup>	$\mu s$
$t_f(SCL)$	SCL fall time		$\leq 0.3$	$\leq 0.3$ <sup>[3]</sup>	$\mu s$
$t_{SU;DAT}$	data set-up time		$\geq 250$	$20T_{cy(clk)} - t_r(SDA)$	ns
$t_{suDAT1}$	data set-up time 1	before repeated START	$\geq 250$	$> 1000$ <sup>[1]</sup>	ns
$t_{suDAT2}$	data set-up time 2	before STOP condition	$\geq 250$	$> 8T_{cy(clk)}$	ns
$t_{HD;DAT}$	data hold time		$\geq 0$	$> 8T_{cy(clk)} - t_r(SCL)$	ns
$t_{SU;STA}$	set-up time for a repeated START condition		$\geq 14T_{cy(clk)}$ <sup>[1]</sup>	$> 4.7$ <sup>[1]</sup>	$\mu s$
$t_{SU;STO}$	set-up time for STOP condition		$\geq 14T_{cy(clk)}$ <sup>[1]</sup>	$> 4.0$ <sup>[1]</sup>	$\mu s$
$t_{BUF}$	bus free time between a STOP and START condition		$\geq 14T_{cy(clk)}$ <sup>[1]</sup>	$> 4.7$ <sup>[1]</sup>	$\mu s$
$t_r(SDA)$	SDA rise time		$\leq 0.3$	$\leq 0.3$	$\mu s$
$t_f(SDA)$	SDA fall time		$\leq 0.3$	$\leq 0.3$ <sup>[3]</sup>	$\mu s$

[1] At 100 kb/s. All other bit rates, this value is inversely proportional to the bit rate of 100 kb/s.

[2] Determined by the external bus capacitance and pull-up resistor. This must be  $< 1 \mu s$ .

[3] Spikes on SDA and SCL with a duration less than  $3T_{cy(clk)}$  will be filtered out. Max capacitance on SDA and SCL = 400 pF.




Fig 41. I<sup>2</sup>C-bus interface timing

Table 75. SPI interface timing

Symbol	Parameter	Conditions	Variable clock		f <sub>osc</sub> = 18 MHz		Unit
			Min	Max	Min	Max	
f <sub>SPI</sub>	SPI operating frequency		0	T <sub>cy(clk)</sub> / 4	0	10	MHz
T <sub>SPICYC</sub>	SPI cycle time	see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>	4T <sub>cy(clk)</sub>	-	222	-	ns
t <sub>SPILEAD</sub>	SPI enable lead time	see <a href="#">Figure 44</a> , <a href="#">45</a>	250	-	250	-	ns
t <sub>SPILAG</sub>	SPI enable lag time	see <a href="#">Figure 44</a> , <a href="#">45</a>	250	-	250	-	ns
t <sub>SPICLKH</sub>	SPICLK HIGH time	see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>	2T <sub>cy(clk)</sub>	-	111	-	ns
t <sub>SPICLKL</sub>	SPICLK LOW time	see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>	2T <sub>cy(clk)</sub>	-	111	-	ns
t <sub>SPIDSU</sub>	SPI data set-up time	master or slave; see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>	100	-	100	-	ns
t <sub>SPI DH</sub>	SPI data hold time	master or slave; see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>	100	-	100	-	ns
t <sub>SPIA</sub>	SPI access time	see <a href="#">Figure 44</a> , <a href="#">45</a>	0	80	0	80	ns
t <sub>SPI DIS</sub>	SPI disable time	see <a href="#">Figure 44</a> , <a href="#">45</a>	0	160	-	160	ns
t <sub>SPI DV</sub>	SPI enable to output data valid time	see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>	-	111	-	111	ns
t <sub>SPI OH</sub>	SPI output data hold time	see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>	0	-	0	-	ns
t <sub>SPI R</sub>	SPI rise time	see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>					
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, $\overline{SS}$ )		-	2000	-	2000	ns
t <sub>SPI F</sub>	SPI fall time	see <a href="#">Figure 42</a> , <a href="#">43</a> , <a href="#">44</a> , <a href="#">45</a>					
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, $\overline{SS}$ )		-	2000	-	2000	ns




Fig 42. SPI master timing (CPHA = 0)




Fig 43. SPI master timing (CPHA = 1)






Fig 44. SPI slave timing (CPHA = 0)






Fig 45. SPI slave timing (CPHA = 1)




**Fig 46. Test load example**




All other pins disconnected

**Fig 47. I<sub>DD</sub> test condition, active mode**



All other pins disconnected

**Fig 48. I<sub>DD</sub> test condition, Idle mode**



10. Package outline

TQFP44: plastic thin quad flat package; 44 leads; body 10 x 10 x 1.0 mm

SOT376-1




Fig 50. Package outline SOT376-1 (TQFP44)

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2




Fig 51. Package outline SOT187-2 (PLCC44)

## 11. Abbreviations

Table 76. Acronym list

Acronym	Description
ALE	Address Latch Enabled
CPU	Central Processing Unit
EPROM	Erasable Programmable Read-Only Memory
EMI	Electro-Magnetic Interference
PWM	Pulse Width Modulator
RAM	Random Access Memory
RC	Resistance-Capacitance
SFR	Special Function Register
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter

## 12. Revision history

Table 77. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
P89V660_662_664_2	20080129	Product data sheet	-	P89V660_662_664_1
Modifications:	<a href="#">Section 1 "General description"</a> : Type numbers modified.			
P89V660_662_664_1	20070502	Product data sheet	-	-

## 13. Legal information

### 13.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 13.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 13.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 14. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)



**15. Contents**

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	<b>6.7</b>	<b>UARTs</b> . . . . .	<b>48</b>
<b>2</b>	<b>Features</b> . . . . .	<b>1</b>	6.7.1	Mode 0 . . . . .	49
2.1	Principal features . . . . .	1	6.7.2	Mode 1 . . . . .	49
2.2	Additional features . . . . .	1	6.7.3	Mode 2 . . . . .	49
2.3	Comparison to the P89C660/662/664 devices . . . . .	2	6.7.4	Mode 3 . . . . .	49
<b>3</b>	<b>Ordering information</b> . . . . .	<b>2</b>	6.7.5	Framing error . . . . .	50
3.1	Ordering options . . . . .	3	6.7.6	More about UART mode 1 . . . . .	50
<b>4</b>	<b>Block diagram</b> . . . . .	<b>3</b>	6.7.7	More about UART modes 2 and 3 . . . . .	50
<b>5</b>	<b>Pinning information</b> . . . . .	<b>4</b>	6.7.8	Multiprocessor communications . . . . .	51
5.1	Pinning . . . . .	4	6.7.9	Automatic address recognition . . . . .	51
5.2	Pin description . . . . .	6	<b>6.8</b>	<b>Serial Peripheral Interface (SPI)</b> . . . . .	<b>53</b>
<b>6</b>	<b>Functional description</b> . . . . .	<b>10</b>	6.8.1	SPI features . . . . .	53
6.1	Special function registers . . . . .	10	6.8.2	SPI description . . . . .	53
6.2	Memory organization . . . . .	14	<b>6.9</b>	<b>Watchdog timer</b> . . . . .	<b>56</b>
6.2.1	Expanded data RAM addressing . . . . .	14	6.10	PCA . . . . .	56
6.2.2	Dual data pointers . . . . .	16	6.10.1	PCA capture mode . . . . .	60
6.2.3	Reset . . . . .	17	6.10.2	16-bit software timer mode . . . . .	61
6.3	Flash memory . . . . .	18	6.10.3	High-speed output mode . . . . .	62
6.3.1	Flash organization . . . . .	18	6.10.4	Pulse width modulator mode . . . . .	63
6.3.2	Features . . . . .	18	6.10.5	PCA watchdog timer . . . . .	64
6.3.3	Boot block . . . . .	19	<b>6.11</b>	<b>Security bits</b> . . . . .	<b>65</b>
6.3.4	Power-on reset code execution . . . . .	19	6.12	Interrupt priority and polling sequence . . . . .	65
6.3.5	Hardware activation of the bootloader . . . . .	19	6.13	Power-saving modes . . . . .	68
6.3.6	ISP . . . . .	19	6.13.1	Idle mode . . . . .	69
6.3.7	Using ISP . . . . .	19	6.13.2	Power-down mode . . . . .	69
6.3.8	IAP method . . . . .	23	<b>6.14</b>	<b>System clock and clock options</b> . . . . .	<b>70</b>
6.4	I <sup>2</sup> C-bus interface . . . . .	24	6.14.1	Clock input options and recommended capacitor values for the oscillator . . . . .	70
6.4.1	I <sup>2</sup> C-bus data register . . . . .	26	6.14.2	Clock doubling option . . . . .	70
6.4.2	I <sup>2</sup> C-bus slave address register . . . . .	26	<b>7</b>	<b>Limiting values</b> . . . . .	<b>71</b>
6.4.3	I <sup>2</sup> C-bus control register . . . . .	26	<b>8</b>	<b>Static characteristics</b> . . . . .	<b>71</b>
6.4.4	I <sup>2</sup> C-bus status register . . . . .	28	<b>9</b>	<b>Dynamic characteristics</b> . . . . .	<b>74</b>
6.4.5	I <sup>2</sup> C-bus operation modes . . . . .	28	9.1	Explanation of symbols . . . . .	75
6.4.5.1	Master transmitter mode . . . . .	28	<b>10</b>	<b>Package outline</b> . . . . .	<b>84</b>
6.4.5.2	Master receiver mode . . . . .	29	<b>11</b>	<b>Abbreviations</b> . . . . .	<b>86</b>
6.4.5.3	Slave receiver mode . . . . .	30	<b>12</b>	<b>Revision history</b> . . . . .	<b>87</b>
6.4.5.4	Slave transmitter mode . . . . .	30	<b>13</b>	<b>Legal information</b> . . . . .	<b>88</b>
6.5	Timers/counters 0 and 1 . . . . .	38	13.1	Data sheet status . . . . .	88
6.5.1	Mode 0 . . . . .	40	13.2	Definitions . . . . .	88
6.5.2	Mode 1 . . . . .	41	13.3	Disclaimers . . . . .	88
6.5.3	Mode 2 . . . . .	41	13.4	Trademarks . . . . .	88
6.5.4	Mode 3 . . . . .	42	<b>14</b>	<b>Contact information</b> . . . . .	<b>88</b>
6.6	Timer 2 . . . . .	42	<b>15</b>	<b>Contents</b> . . . . .	<b>89</b>
6.6.1	Capture mode . . . . .	44			
6.6.2	Auto-reload mode (up or down-counter) . . . . .	45			
6.6.3	Programmable clock-out . . . . .	46			
6.6.4	Baud rate generator mode . . . . .	47			
6.6.5	Summary of baud rate equations . . . . .	48			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2008. All rights reserved.

For more information, please visit: <http://www.nxp.com>  
 For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 29 January 2008  
 Document identifier: P89V660\_662\_664\_2