## FEATURES

Gain set with 1 external resistor
Gain range: $\mathbf{1}$ to 1000
Input voltage goes to ground
Input overdrive protection
Very wide power supply range
Dual supply: $\pm 1.3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
Single supply: 2.6 V to 36 V
Bandwidth (G = 1): $\mathbf{8 0 0} \mathbf{~ k H z}$
CMRR ( $\mathbf{G}=\mathbf{1}$ ): $\mathbf{7 8} \mathbf{d B}$ minimum Input noise: $22 \mathbf{n V} / \mathbf{r t}(\mathrm{Hz})$
Typical supply current: $350 \mu \mathrm{~A}$
SOIC-8 and MSOP-8 packages

## APPLICATIONS

## Industrial process controls

## Bridge amplifiers

Medical instrumentation
Portable data acquisition
Multichannel systems

## GENERAL DESCRIPTION

The AD8226 is a low cost instrumentation amplifier that requires only one external resistor to set any gain between 1 and 1000 .

The AD8226 is designed to work with a very wide range of voltages. It can operate on supplies ranging from $\pm 1.2 \mathrm{~V}$ to $\pm 18 \mathrm{~V}(2.4 \mathrm{~V}$ to 36 V single supply). The AD8226 comes with rail-to-rail output and a wide input range that includes the ability to go slightly below the negative supply. In addition, the AD8226 inputs can withstand voltages beyond the rail.
The AD8226 is perfect for multichannel, space-constrained applications. Being a low power and low cost amplifier allows multiple channels to be used.
The AD8226 has three grades. The A grade is the lower cost version and is specified for temperatures from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The B grade is the higher performance version and is specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The C grade version is the higher temperature version and is specified from $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$. All models are operational from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; behavior at these temperatures is shown in the typical performance curves. The AD8226 is available in MSOP and SOIC packages.

## Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[^0]
## TABLE OF CONTENTS

Features ........................................................................................ 1
Applications................................................................................. 1
Pin Configuration........................................................................ 1
General Description ............................................................................. 1
Specifications..................................................................................... 3
Absolute Maximum Ratings........................................................ 7
Thermal Resistance ....................................................................... 7
ESD Caution............................................................................. 7
Pin Configuration and Function Descriptions............................ 8
Theory of Operation ................................................................... 9

Architecture ............................................................................. 9
Gain Selection ............................................................................ 9
Input Protection ....................................................................... 9
Reference Terminal ................................................................ 10
Input Voltage Range ............................................................... 10
Layout .................................................................................... 10
Input Bias Current Return Path ............................................ 11
Radio Frequency Interference (RFI)...................................... 11
Outline Dimensions ................................................................... 12
Ordering Guide ...................................................................... 13

## SPECIFICATIONS

$+\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=1, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, unless otherwise noted.
Table 2.

| Parameter | Conditions | A, C Grade |  |  | B Grade |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| COMMON-MODE REJECTION RATIO (CMRR) |  |  |  |  |  |  |  |  |
| CMRR DC to 60 Hz | $\mathrm{V}_{C M}=-10 \mathrm{~V}$ to +10 V |  |  |  |  |  |  |  |
| $\mathrm{G}=1$ |  | 76 |  |  | 86 |  |  | dB |
| $\mathrm{G}=10$ |  | 90 |  |  | 100 |  |  | dB |
| $\mathrm{G}=100$ |  | 105 |  |  | 105 |  |  | dB |
| $G=1000$ |  | 105 |  |  | 105 |  |  | dB |
| NOISE | Total Noise: $e_{N}=\sqrt{ } e_{N 1}{ }^{2}+\left(e_{N O} / G^{2}\right)$ |  |  |  |  |  |  |  |
| Voltage Noise, 1 kHz |  |  |  |  |  |  |  |  |
| Input Voltage Noise, $\mathrm{e}_{\mathrm{NI}}$ | $\mathrm{V}_{\text {IN }+,} \mathrm{V}_{\text {IN }-}, \mathrm{V}_{\text {REF }}=0$ |  | 22 |  |  | 22 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Output Voltage Noise, $\mathrm{e}_{\text {No }}$ |  |  | 120 |  |  | 120 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| RTI | $\mathrm{f}=0.1 \mathrm{~Hz}$ to 10 Hz |  |  |  |  |  |  |  |
| $\mathrm{G}=1$ |  |  | 3 |  |  | 3 |  | $\mu \mathrm{V}$ p-p |
| $\mathrm{G}=10$ |  |  | 0.8 |  |  | 0.8 |  | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| $G=100$ to 1000 |  |  | 0.6 |  |  | 0.6 |  | $\mu \mathrm{V}$ p-p |
| Current Noise | $\mathrm{f}=1 \mathrm{kHz}$ |  | 100 |  |  | 100 |  | fA/ $\sqrt{ } \mathrm{Hz}$ |
|  | $\mathrm{f}=0.1 \mathrm{~Hz}$ to 10 Hz |  | 3 |  |  | 3 |  | pA p-p |
| VOLTAGE OFFSET | Total offset voltage : $V_{O S}=V_{O S I}+\left(V_{O S O} / G\right)$ |  |  |  |  |  |  |  |
| Input Offset, $\mathrm{V}_{\text {OSI }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ |  |  | 500 |  |  | 200 | $\mu \mathrm{V}$ |
| Over Temperature | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  |  |  |  | $\mu \mathrm{V}$ |
| Average temperature coefficient | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  |  |  |  |  |
| Output Offset, $\mathrm{V}_{\text {Oso }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ |  |  | 1500 |  |  | 750 | $\mu \mathrm{V}$ |
| Over Temperature | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  |  |  |  | mV |
| Average temperature coefficient | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 2 | 15 |  | 2 | 7 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Offset RTI vs. Supply (PSR) | $\mathrm{V}_{5}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ |  |  |  |  |  |  |  |
| $\mathrm{G}=1$ |  | 80 |  |  | 90 |  |  | dB |
| $\mathrm{G}=10$ |  | 100 |  |  | 105 |  |  | dB |
| $G=100$ |  | 105 |  |  | 105 |  |  | dB |
| $G=1000$ |  | 105 |  |  | 105 |  |  | dB |
| INPUT CURRENT |  |  |  |  |  |  |  |  |
| Input Bias Current |  | 10 | 20 | 30 | 10 | 20 | 30 | nA |
| Over Temperature | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 5 |  | 40 | 5 |  | 40 | nA |
| Average temperature coefficient | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 100 |  |  | 100 |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current |  |  |  | 3 |  |  | 2 | nA |
| Over Temperature | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 5 |  |  | 5 | nA |
| Average temperature coefficient | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 5 |  |  | 5 |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUT |  |  |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{IN}}$ |  |  | 100 |  |  | 100 |  | $\mathrm{k} \Omega$ |
| 1 IN |  |  | 7 |  |  | 7 |  | $\mu \mathrm{A}$ |
| Voltage Range |  | $-\mathrm{V}_{\text {S }}$ |  | $+\mathrm{V}_{\text {S }}$ | $-\mathrm{V}_{5}$ |  | $+\mathrm{V}_{\text {S }}$ | V |
| Reference Gain to Output |  |  | 1 |  |  | 1 |  | V/V |
| Reference Gain Error |  |  | 0.01 |  |  | 0.01 |  | \% |



[^1]
## Preliminary Technical Data

$+\mathrm{V}_{\mathrm{S}}=2.7 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=1, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, unless otherwise noted.
Table 3.



[^2]
## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| Output Short-Circuit Current | Indefinite |
| Maximum Voltage at -IN or +IN | $-\mathrm{Vs}+40 \mathrm{~V}$ |
| Minimum Voltage at -IN or +IN | $+\mathrm{Vs}-40 \mathrm{~V}$ |
| REF Voltage | $\pm \mathrm{Vs}$ |
| Differential Input Voltage | $\pm 40 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $140^{\circ} \mathrm{C}$ |
| ESD |  |
| $\quad$ Human Body Model | 2 kV |
| $\quad$ Charge Device Model | 1 kV |

${ }^{1}$ Temperature range for specified performance is either $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, depending on grade.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is specified for a device in free air.
Table 5.

| Package | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 8-Lead MSOP, 4-Layer JEDEC Board | 135 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead SOIC, 4-Layer JEDEC Board | 121 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | -IN | Negative Input. |
| 2,3 | $\mathrm{R}_{\mathrm{G}}$ | Gain Setting Pins. Place gain resistor between these two pins. |
| 4 | +IN | Positive Input. |
| 5 | $-\mathrm{V}_{\mathrm{S}}$ | Negative Supply. |
| 6 | REF | Reference. Must be driven by low impedance. |
| 7 | $\mathrm{~V}_{\text {OUT }}$ | Output. |
| 8 | $+\mathrm{V}_{\mathrm{S}}$ | Positive Supply. |

## THEORY OF OPERATION



Figure 3. Simplified Schematic

## ARCHITECTURE

The AD8226 is based on the classic three op amp topology. This topology has two stages: a preamplifier to provide differential amplification, followed by a difference amplifier to remove the common-mode voltage. Figure 3 shows a simplified schematic of the AD8226.

The first stage works as follows: in order to maintain a constant voltage across the Bias Resistor $\mathrm{R}_{\mathrm{B}}$, Amplifier A1 must keep Node 3 a constant diode drop above the positive input voltage. Similarly, Amplifier A2 keeps Node 4 at a constant diode drop above the negative input voltage. Therefore a replica of the differential input voltage is placed across the gain setting resistor, $\mathrm{R}_{\mathrm{G}}$. The current that flows across this resistance must also flow through the R1 and R2 resistors, creating a gained differential signal between the A2 and A1 outputs. Note that, in addition to a gained differential signal, the original commonmode signal, shifted a diode drop down, is also still present.

The second stage is a difference amplifier, composed of A3 and four $50 \mathrm{k} \Omega$ resistors. The purpose of this stage is to remove the common-mode signal from the amplified differential signal.
Because the input amplifiers employ a current feedback architecture, the gain-bandwidth product of the AD8226 increases with gain, resulting in a system that does not suffer from the expected bandwidth loss of voltage feedback architectures at higher gains.

The transfer function of the AD8226 is

$$
V_{\text {OUT }}=G\left(V_{I N+}-V_{I N-}\right)+V_{\text {REF }}
$$

where
$G=1+\frac{49.4 \mathrm{k} \Omega}{R_{G}}$

## GAIN SELECTION

Placing a resistor across the $\mathrm{R}_{\mathrm{G}}$ terminals sets the gain of the AD8226, which can be calculated by referring to Table 7 or by using the following gain equation:

$$
R_{G}=\frac{49.4 \mathrm{k} \Omega}{G-1}
$$

Table 7. Gains Achieved Using 1\% Resistors

| $\mathbf{1 \%}$ Standard Table Value of $\mathbf{R}_{\mathbf{G}} \mathbf{( \Omega )}$ | Calculated Gain |
| :--- | :--- |
| 49.9 k | 1.990 |
| 12.4 k | 4.984 |
| 5.49 k | 9.998 |
| 2.61 k | 19.93 |
| 1.00 k | 50.40 |
| 499 | 100.0 |
| 249 | 199.4 |
| 100 | 495.0 |
| 49.9 | 991.0 |

The AD8226 defaults to $\mathrm{G}=1$ when no gain resistor is used. The tolerance and gain drift of the $\mathrm{R}_{\mathrm{G}}$ resistor should be added to the AD8226's specifications to determine the total gain accuracy of the system. When the gain resistor is not used, gain error and gain drift are minimal.

## INPUT PROTECTION

The input terminals of the AD8226 have input protection that allows the input voltage to go beyond the rails without damaging the part. Maximum voltage is $-\mathrm{Vs}+40 \mathrm{~V}$ and minimum voltage is $+\mathrm{Vs}-40 \mathrm{~V}$. For example: with $\pm 15 \mathrm{~V}$ supplies, the part can withstand input voltages of $\pm 25 \mathrm{~V}$; with a 5 V single supply, maximum input voltage is 40 V and minimum input voltage is 35 V .

## REFERENCE TERMINAL

The output voltage of the AD8226 is developed with respect to the potential on the reference terminal. This is useful when the output signal needs to be offset to a precise midsupply level. For example, a voltage source can be tied to the REF pin to levelshift the output so that the AD8226 can drive a single-supply ADC. The REF pin is protected with ESD diodes and should not exceed either $+\mathrm{V}_{\mathrm{S}}$ or $-\mathrm{V}_{\mathrm{S}}$ by more than 0.3 V .
For the best performance, source impedance to the REF terminal should be kept below $2 \Omega$. As shown in Figure 3, the reference terminal, REF, is at one end of a $50 \mathrm{k} \Omega$ resistor. Additional impedance at the REF terminal adds to this $50 \mathrm{k} \Omega$ resistor and results in amplification of the signal connected to the positive input. The amplification from the additional $\mathrm{R}_{\text {REF }}$ can be computed by $2\left(50 \mathrm{k} \Omega+\mathrm{R}_{\mathrm{REF}}\right) / 100 \mathrm{k} \Omega+\mathrm{R}_{\text {REF }}$.
Only the positive signal path is amplified; the negative path is unaffected. This uneven amplification degrades CMRR.


Figure 4. Driving the Reference Pin

## INPUT VOLTAGE RANGE

The three op amp architecture of the AD8226 applies gain in the first stage before removing common-mode voltage in the difference amplifier stage. In addition, the input transistors in the first stage shift the common mode voltage up one diode drop (about 650 mV .) Therefore, internal nodes between the first and second stages (nodes 1 and 2 in Figure 3) experience a combination of gained signal, common-mode signal, and 650 mV . This combined signal can be limited by the voltage supplies even when the individual input and output signals are not. Figure XX through Figure XX show the allowable common-mode input voltage ranges for various output voltages and supply voltages.

The following formulas can also be used to understand how the reference voltage ( $\mathrm{V}_{\text {REF }}$ ), common mode input voltage ( $\mathrm{V}_{\mathrm{CM}}$ ), and differential input voltage ( $\mathrm{V}_{\text {DIFF }}$ ) interact. These two formulas, along with the input range specifications in Table 1 and Table 3, set the boundaries where the part operates with best performance.

$$
-V_{S}-0.4 \mathrm{~V}<\left|\frac{\left(V_{\text {DIFF }}\right)(G A I N)}{2}\right|+V_{C M}<+V_{S}-0.9 \mathrm{~V}
$$

$$
\frac{\frac{\left(V_{\text {DIFF }}\right)(G A I N)}{2}+V_{C M}+V_{\text {REF }}}{2}<+V_{S}-1.6 \mathrm{~V}
$$

The common-mode input range shifts upwards with temperature. At cold temperatures, the part requires an extra 200 mV of headroom from the positive supply, and operation near the negative supply has more margin. Conversely, hot temperatures require less headroom from the positive supply, but are the worstcase conditions for input voltages near the negative supply.

## LAYOUT

To ensure optimum performance of the AD8226 at the PCB level, care must be taken in the design of the board layout. The AD8226 pins are arranged in a logical manner to aid in this task.


## Common-Mode Rejection Ratio over Frequency

Poor layout can cause some of the common-mode signals to be converted to differential signals before reaching the in-amp. Such conversions occur when one input path has a frequency response that is different from the other. To keep CMRR across frequency high, input source impedance and capacitance of each path should be closely matched. Additional source resistance in the input path (for example, for input protection) should be placed close to the in-amp inputs, which minimizes their interaction with parasitic capacitance from the PCB traces.
Parasitic capacitance at the gain setting pins can also affect CMRR over frequency. If the board design has a component at the gain setting pins (for example, a switch or jumper), the part should be chosen so that the parasitic capacitance is as small as possible.

## Power Supplies

A stable dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance.
A $0.1 \mu \mathrm{~F}$ capacitor should be placed as close as possible to each supply pin. As shown in Figure 6, a $10 \mu \mathrm{~F}$ tantalum capacitor can be used farther away from the part. In most cases, it can be shared by other precision integrated circuits.


Figure 6. Supply Decoupling, REF, and Output Referred to Local Ground

## References

The output voltage of the AD8226 is developed with respect to the potential on the reference terminal. Care should be taken to tie REF to the appropriate local ground.

## INPUT BIAS CURRENT RETURN PATH

The input bias current of the AD8226 must have a return path to ground. When the source, such as a thermocouple, cannot provide a return current path, one should be created, as shown in Figure 7.


## RADIO FREQUENCY INTERFERENCE (RFI)

RF rectification is often a problem when amplifiers are used in applications having strong RF signals. The disturbance can appear as a small dc offset voltage. High frequency signals can be filtered with a low-pass RC network placed at the input of the instrumentation amplifier, as shown in Figure 8. The filter limits the input signal bandwidth, according to the following relationship:

$$
\begin{aligned}
& \text { FilterFrequency }_{\text {DIFF }}=\frac{1}{2 \pi R\left(2 C_{D}+C_{C}\right)} \\
& \text { FilterFrequency }_{C M}=\frac{1}{2 \pi R C C}
\end{aligned}
$$

where $C_{D} \geq 10 \mathrm{C}_{\mathrm{C}}$.


Figure 8. RFI Suppression
$\mathrm{C}_{\mathrm{D}}$ affects the difference signal, and $\mathrm{C}_{\mathrm{C}}$ affects the common-mode signal. Values of R and $\mathrm{C}_{\mathrm{C}}$ should be chosen to minimize RFI. Mismatch between the $\mathrm{R} \times \mathrm{C}_{\mathrm{C}}$ at the positive input and the $\mathrm{R} \times \mathrm{C}_{\mathrm{C}}$ at the negative input degrades the CMRR of the AD8226. By using a value of $C_{D}$ one magnitude larger than $C_{C}$, the effect of the mismatch is reduced, and performance is improved.

## OUTLINE DIMENSIONS


igure 9. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MS-012-A A
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 10. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body
( $R-8$ )
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| Model | Temperature Range | Package Description | PackageOption | Branding |
| :---: | :---: | :---: | :---: | :---: |
| AD8226ARMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | Y16 |
| AD8226ARMZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 13" Tape and Reel | RM-8 | Y16 |
| AD8226ARMZ-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 7" Tape and Reel | RM-8 | Y16 |
| AD8226ARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8226ARZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 13" Tape and Reel | R-8 |  |
| AD8226ARZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |  |
| AD8226BRMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | Y1M |
| AD8226BRMZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 13" Tape and Reel | RM-8 | Y1M |
| AD8226BRMZ-R71 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP, 7" Tape and Reel | RM-8 | Y1M |
| AD8226BRZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8226BRZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 13" Tape and Reel | R-8 |  |
| AD8226ARZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |  |
| AD8226CRMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | Y1Y |
| AD8226CRMZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead MSOP, 13" Tape and Reel | RM-8 | Y1Y |
| AD8226CRMZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead MSOP, 7" Tape and Reel | RM-8 | Y1Y |
| AD8226CRZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| AD8226CRZ-RL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 13" Tape and Reel | R-8 |  |
| AD8226CRZ-R7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N, 7" Tape and Reel | R-8 |  |

${ }^{1} Z=$ RoHS Compliant Part.

NOTES

| Preliminary Technical Data | AD8226 |
| :--- | :--- |

NOTES

## NOTES


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
    Tel: 781.329.4700
    Fax: 781.461.3113
    ©2008 Analog Devices, Inc. All rights reserved.

[^1]:    ${ }^{1}$ Does not include the effects of external resistor $R_{G}$
    ${ }^{2}$ Input voltage range of the AD8226 input stage. Input range depends on common mode voltage, differential voltage, gain, and reference voltage. See the Input Voltage Range section in the Theory of Operation for more information.

[^2]:    ${ }^{1}$ Does not include the effects of external resistor $\mathrm{R}_{G}$
    ${ }^{2}$ Input voltage range of the AD8226 input stage. Input range depends on common mode voltage, differential voltage, gain, and reference voltage. See the Input Voltage Range section in the Theory of Operation for more information.

