## LED Driver Series for LCD Backlight

# White backlight LED drivers for medium to large LCD panels (SWREG type) 

## BD9202EFS

No.09040EAT01

## - Description

BD9202EFS is the LED driver IC which loads the step-up DCDC controller and the constant electric current driver of 8ch. As for the constant electric current driver, PWM modulated light of 10bit gradation (1024stages) is possible with the register setting from 4 line serial interfaces.
Because it can adjust brightness with every channel, back light is controlled in every area according to the light and shade of the picture, rise of contrast ratio is actualized.

## -Features

1)8ch constant electric current driver built-in

- Largest drive electric current $150 \mathrm{~mA} / \mathrm{CH} * 2$
- 10bit gradation (1024 stages) modulated light is possible by register setting
- To input the standard CLK of PWM from outside is possible (BCT_SYNC_IN terminal)
- Because it is high output resisting pressure (60V), the multi-stage connection of LED is possible
- Detecting abnormal mode with LED opening detection
2)Step-up DCDC controller built-in

3) UVLO function
4) 4 line serial interface
5) HTSSOP-A44 Package

## - Applications

For the equipment of loading LCD indicator of TV, monitor and note PC and the like

- Absolute maximum rating ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Power supply voltage | VCC | 36 | V |
|  | CPUVDD | 5.5 | V |
|  | VREG | 5.5 | V |
| LED1~8 terminal voltage | VLED1~8 | 60 | V |
| EN,LOADSW terminal voltage | VEN,VLOADSW | 36 | V |
| FAIL1,FAIL2 terminal voltage | VFAIL1,Vfall2 | 7 | V |
| VREF,ISET,VSET,TEST,BRT,RT, CS,UVLO,COMP,CP1,CP2,TOUT1, TOUT2,SWOUT,OVP,CT_SYNC IN, CT_SYNC_OUT,BCT_SYNC_IN, BCT_SYNC_OUT terminal voltage | Vvref, Viset, Vvset, Vtest, Vbrt, Vrt, Vcs, Vuvlo, <br> Vcomp,Vcp1,VcP2,Vtout1, <br> Vtouta,Vswout,VovpVct_sync_in, Vct_SYnc_out,VBct_sync_In, VBCT SYNC out | $\begin{gathered} -0.3 \sim 5.5< \\ \text { VREG } \end{gathered}$ | V |
| CPUDI,CPUCLK,CPUCS,CPUDO terminal voltage | Vcpudi, Vcpuclk, Vcpucs, Vcpudo | $-0.3 \sim 5.5<$ <br> CPUVDD | V |
| Power Dissipation | Pd | 4.5 *1 | W |
| Operating Temperature Range | Topr | -40~+85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | $-55 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |
| LED Maximum Current | ILED | 150 *2 *3 | mA |

*1At the time of mounting 2 layer glass epoxy base-plate of $70 \mathrm{~mm} \times 70 \mathrm{~mm} \times 1.6 \mathrm{~mm}, 36.0 \mathrm{~mW}$ is reduced at $1{ }^{\circ} \mathrm{C}$ above $\mathrm{Ta}=25$. *2 When the VF variation of LED is large, the loss quantity with the driver will increase, because there are times when package temperature rises, please do the base-plate design after considering heat dissipation measure sufficiently.
*3lt is the electric current quantity per 1ch.
－Operating condition $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Voltage range | Unit |
| :---: | :---: | :---: | :---: |
| Power supply voltage | VREG | $5.25 \sim 5.5$ | V |
|  | CPUVDD | $2.7 \sim 5.5$ | V |
| CT oscillation frequency setting range | fCT | $300 \sim 800$ | kHz |
| CT＿SYNC＿IN input frequency range＊4＊5 | FCT＿SYNC＿IN | fCT～800 | kHz |
| BCT oscillation frequency setting range | fBCT | $100 \sim 1000$ | kHz |
| BCT＿SYNC＿IN input frequency range＊4＊5 | FBCT＿SYNC＿I | fBCT～1000 | kHz |
| VSET Input potential | VSET | $0.9 \sim 2.4$ | V |

＊4 When not using external frequency input，please connect the terminal of CT＿SYNC＿IN，BCT＿SYNC＿IN to GND．
＊5When using external frequency input，please do not do the operation that is changed to internal oscillation frequency on midway．
－Electric characteristic
（（Unless otherwise specified $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC}=24 \mathrm{~V}, \mathrm{VREG}=5 \mathrm{~V}, \mathrm{CPUVDD}=3 \mathrm{~V}$ ）

| Parameter | Symbol | Limit |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| 【All the circuit electric currents】 |  |  |  |  |  |  |
| Circuit electric currents | ICC | 6 | 13 | 21 | mA | $\begin{aligned} & \text { VCC=24V } \\ & \text { CPUVDD=3V, EN=3V } \\ & \text { LED1~8=OFF } \end{aligned}$ |
| Stand－by electric current | IST | － | 0 | 10 | uA | EN＝0V |
| 【VREG section】 |  |  |  |  |  |  |
| VREG Output voltage | VREG | 4.8 | 5 | 5.2 | V | Io＝0mA，CREG＝2．2uF |
| VREG VREG sink electric current | IREG | 5 | 12 | 20 | mA | At the time of external impressing of VREG＝5．25VAt <br> LED1～8＝OFF，EN＝3V |
| VREF Output voltage | VREF | 1.57 | 1.60 | 1.63 | V | $\mathrm{Io}=0 \mathrm{uA}$ |
| 【Switching section】 |  |  |  |  |  |  |
| SWOUT Source value of resistance | RONH | － | 7 | － | $\Omega$ | ION＝－10mA |
| SWOUT Sink value of resistance | RONL | － | 2 | － | $\Omega$ | ION＝10mA |
| 【OCP section】 |  |  |  |  |  |  |
| Over－current protective operating voltage | VOLIMIT | 0.1 | 0.2 | 0.3 | V | Vcs＝Sweep up |
| 【Error amplifier section】 |  |  |  |  |  |  |
| LED Control voltage | VLED | 0.55 | 0.75 | 0.95 | V |  |
| COMP Sink electric current | ICOMPSINK | 40 | 100 | 200 | uA | VLED＝2V，Vcomp＝1V |
| COMP Source electric current | ICOMPSOURCE | －200 | －100 | －40 | uA | VLED＝0V，Vcomp＝1V |
| 【CT Oscillator section】 |  |  |  |  |  |  |
| CT Oscillation frequency | FCT | 500 | 600 | 700 | kHz | $\mathrm{RT}=51 \mathrm{k} \Omega$ |
| CT＿SYNC＿IN input High voltage | VSYNC＿INH | $\begin{gathered} \text { VREG } \\ \times 0.7 \end{gathered}$ | － | $\begin{gathered} \text { VREG } \\ +0.3 \end{gathered}$ | V |  |
| CT＿SYNC＿IN input low voltage | VSYNC＿INL | －0．3 | － | $\begin{gathered} \text { VREG } \\ \times 0.3 \\ \hline \end{gathered}$ | V |  |
| CT＿SYNC＿OUT output high voltage | VSYNC＿OUTH | $\begin{gathered} \hline \text { VREG } \\ -1.0 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { VREG } \\ & -0.15 \\ & \hline \end{aligned}$ | － | V | $1 \mathrm{~L}=-1 \mathrm{~mA}$ |
| CT＿SYNC＿OUT output low voltage | VSYNC＿OUTL | － | 0.1 | 0.5 | V | IOL＝1mA |
| 【BCT Oscillator section】 |  |  |  |  |  |  |
| BCT Oscillation frequency | FBCT | 500 | 600 | 700 | kHz | BRT $=51 \mathrm{k} \Omega$ |
| BCT＿SYNC＿IN input High voltage | VBSYNC＿INH | $\begin{gathered} \text { VREG } \\ \times 0.7 \end{gathered}$ | － | $\begin{gathered} \text { VREG } \\ +0.3 \end{gathered}$ | V |  |
| BCT＿SYNC＿IN input low voltage | VBSYNC＿INL | －0．3 | － | $\begin{gathered} \hline \text { VREG } \\ \times 0.3 \end{gathered}$ | V |  |
| BCT＿SYNC＿OUT output high voltage | VBSYNC＿OUTH | $\begin{gathered} \hline \text { VREG } \\ -1.0 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { VREG } \\ & -0.15 \\ & \hline \end{aligned}$ | － | V | IOL＝－1mA |
| BCT＿SYNC＿OUT output low voltage | VBSYNC＿OUTL | － | 0.1 | 0.5 | V | $1 \mathrm{OL}=1 \mathrm{~mA}$ |
| 【OVP section】 |  |  |  |  |  |  |
| Over－voltage detection reference voltage | VOVP | 1.85 | 2.0 | 2.15 | V | VOVP＝Sweep up |
| OVP Hysteresis voltage | VOVPHYS | 0.4 | 0.5 | 0.6 | V | VOVP＝Sweep down |
| 【UVLO section】 |  |  |  |  |  |  |
| UVLO（VREG）Detection voltage | VUVLO＿VREG | 2.6 | 2.9 | 3.2 | V | VREG＝Sweep down |
| UVLO（VREG）Hysteresis voltage | VUHYS＿VREG | 50 | 100 | 200 | mV | VREG＝Sweep up |
| UVLO（EXT）Detection voltage | VUVLO＿EXT | 1.7 | 1.9 | 2.1 | V | UVLO＝sweep down |
| UVLO（EXT）Hysteresis voltage | VUHYS＿EXT | 50 | 100 | 200 | mV | UVLO＝sweep up |


| Parameter | Symbol | Limit |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| 【LOADSW section】 |  |  |  |  |  |  |
| LOADSW ON value of resistance | ROn＿LOAD | 1.2 | 2.0 | 2.2 | $k \Omega$ | ILOAD＝1mA |
| 【Filter（CP1，CP2）section】 |  |  |  |  |  |  |
| CP Detection voltage | VCP | 1.8 | 2.0 | 2.2 | V | CP1，CP2＝Sweep up |
| CP Charging current | ICP | －2．0 | －1．0 | －0．5 | uA | CP1，CP2＝0V |
| 【LED output（LED1～8）section】 |  |  |  |  |  |  |
| LED Electric current absolute variation | $\triangle$ ILED | － | － | （5） | \％ | $\begin{aligned} & \text { ILED }=75 \mathrm{~mA}, \mathrm{VSET}=1.65 \mathrm{~V} \\ & \text { RISET }=130 \mathrm{k} \Omega \end{aligned}$ |
| ISET Clamp voltage | VISET | 1.8 | 2.0 | 2.2 | V | when input VSET＞VISET |
| Open detection voltage | VOPEN | 0.05 | 0.20 | 0.35 | V | VLED＝Sweep down |
| Short detection voltage | VSHORT | 3.5 | 4.0 | 4.5 | V | VLED＝Sweep up |
| 【Logic input（EN，CPUCS，CPUCLK，CPUDI）】 |  |  |  |  |  |  |
| Input High voltage | VINH | $\begin{aligned} & 0.7 \times \\ & \text { CPUVDD } \end{aligned}$ | － | $\begin{gathered} \text { CPUVDD } \\ +0.3 \end{gathered}$ | V |  |
| Input Low voltage | VINL | －0．3 | － | $\begin{aligned} & 0.3 \times \\ & \text { CPUVDD } \end{aligned}$ | V |  |
| Input influx electric current （CPUCS，CPUCLK，CPUDI） | IIN | －5 | 0 | 5 | uA | VIN＝5V（CPUCS， CPUCLK，CPUDI）， CPUVDD＝5V |
| Input influx electric current（EN） | IEN | 13 | 25 | 38 | uA | VEN＝5V（EN） |
| 【Logic output section（CPUDO）】 |  |  |  |  |  |  |
| output High voltage | VOUTH | 2.4 | 2.7 | － | V | IOL＝－1mA，CPUVDD＝3V |
| output Low voltage | VOUTL | － | 0.25 | 0.6 | V | $1 \mathrm{~L}=1 \mathrm{~mA}, \mathrm{CPUVDD=3V}$ |
| 【FAIL1，2outut open drain】 |  |  |  |  |  |  |
| FAIL Low voltage | VOL | 0.07 | 0.14 | 0.28 | V | $\mathrm{IOL}=1 \mathrm{~mA}$ |

＊This product is not designed for protection against radioactive rays．
－Block diagram


## - Pin configuration



- Terminal number, terminal name

| PIN <br> No. | Terminal name | Function | PIN <br> No. | Terminal name | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | LED1 | LED output terminal1 | (23) | LED5 | LED output terminal 5 |
| (2) | PGND2 | GND2 for LED | (24) | PGND4 | GND4 for LED |
| (3) | LED2 | LED output terminal2 | (25) | LED6 | LED output terminal 6 |
| (4) | CP1 | Condenser connected terminal for filter setting 1 | (26) | TOUT1 | Output terminal 1 for test monitor 1 |
| (5) | CP2 | Condenser connected terminal for filter setting 2 | (27) | BRT | BCT oscillation frequency setting resistant connected terminal |
| (6) | FAIL1 | Malfunction detection output 1 | (28) | RT | CT oscillation frequency setting resistant connected terminal |
| (7) | FAIL2 | Malfunction detection output 2 | (29) | CS | DC/DC output electric current detection terminal |
| (8) | AGND | Small signal section GND | (30) | OVP | $\mathrm{DC} / \mathrm{DC}$ terminal Over-voltage detection |
| (9) | CPUDI | Serial interface DATA input terminal | (31) | SWOUT | DC/DC Switching output terminal |
| (10) | CPUDO | Serial interface DATA output terminal | (32) | PGND1 | GND1 for LED |
| (11) | CPUVDD | Serial interface Power supply terminal | (33) | LOADSW | Load switch control terminal |
| (12) | CPUCLK | Serial interface CLK input terminal | (34) | UVLO | It is the prevention detection terminal for miss operating at low voltage |
| (13) | CPUCS | Serial interface CS input terminal | (35) | CT_SYNC_OUT | CT Synchronization signal output terminal |
| (14) | VCC | Power supply terminal | (36) | BCT_SYNC_OUT | BCT Synchronization signal output terminal |
| (15) | VREG | Series regulator output terminal | (37) | CT_SYNC_IN | CT Synchronization signal input terminal |
| (16) | VREF | Reference voltage output terminal | (38) | BCT_SYNC_IN | BCT Synchronization signal input terminal |
| (17) | ISET | LED fixed electric current setting resistant connected terminal | (39) | COMP | Error amplifier output terminal |
| (18) | VSET | DC modulated light voltage input terminal | (40) | TOUT2 | Output terminal 2 for test monitor |
| (19) | TEST | Test mode change terminal | (41) | EN | Enabling terminal |
| (20) | LED3 | Output terminal 3 | (42) | LED7 | LED output terminal 7 |
| (21) | PGND3 | GND3 for LED | (43) | PGND5 | GND5 for LED |
| (22) | LED4 | LED output terminal 4 | (44) | LED8 | LED output terminal 8 |

- The reference data (Unless otherwise specified VCC=24V and $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


Fig. 1 VREG Temperature characteristic


Fig. 4 ILED depending on VLED


Fig. 7 VLED Temperature characteristic


Fig. 10 Short detection temperature characteristic


Fig. 2 VREF Temperature characteristic


Fig. 5 ILED Temperature characteristic


Fig. 8 ICC-VCC characteristic


Fig. 11 Open detection temperature characteristic


Fig. 3 OSC1,OSC2 Temperature re characteristic


Fig. 6 VSET Constant electric current characteristic


VEN [V]
Fig. 9 EN Threshold voltage


Fig. 12 Efficiency

## -Functional explanation

O VREG
The fixed voltage of 5 V is generated from VCC. It starts when it becomes $\mathrm{EN}=\mathrm{H}$.
UVLO (Under Voltage LOCK Out) is built in by VREG, When it is below 2.9 V (typ), the internal circuit stops.
When it is above 3.0 V (typ), the internal circuit operation starts.
Please connect Creg=2.2 $\mu \mathrm{F}$ to the VREG terminal, as a capacity for phase compensation.
In order to make IC heat generation decrease, impressing voltage into the VREG terminal from outside, it is possible to decrease the loss with the regulator inside IC.
In this case, as for the impressing voltage, please impress that of above output voltage ( 5.25 V 5.5 V ) of the internal regulator.

O UVLO (Under Voltage Lock Out)
There are UVLO (REG) which detects VREG voltage(1) and UVLO (VCC) (2) which detects VCC voltage in UVLO. When each UVLO is below specified value, the internal circuit is made to stop. (The logic section is reset.)

| Detecting circuit | Detection object | Detection | Cancellation |
| :---: | :---: | :---: | :---: |
| UVLO (VREG) | VREG | Below2.9V(typ) | Above 3.0V(typ) |
| UVLO (VCC) | VCC partial pressure input | Below1.9V(typ) | Above 2.0V(typ) |

Please do not connect VCC terminal ( $>5.25 \mathrm{~V}$ ) to the UVLO terminal (for VCC detection) directly. Because there is a possibility of destruction, please be sure to input with partial pressure.
O Fixed electric current driver
Fixed current value of the fixed electric current driver can be got by constant doubling the standard electric current which is decided by the resistance (RSET) of being connected to ISET and the voltage which are input into the VSET terminal. In addition continual electric current variable (analog modulated light) is possible by changing VSET voltage from outside.
In addition, it is possible to do PWM modulated light by the fact that the data is input to the internal register from the serial interface section. It is possible to set the Duty value of PWM for each channel.

- Setting of fixed current value

Fixed current value (DC value) of the LED driver is a relational expression below.

$$
\operatorname{ILED}=\{\operatorname{VSET} /(\operatorname{RSET}[\mathrm{k} \Omega]+20[\mathrm{k} \Omega])\} \times 7980-8[\mathrm{~mA}]
$$

However, when VSET voltage is above 2 V , it reaches the point where it is clamped with 2 V inside IC , fixed current value above that does not increase.
In addition, please input VSET in the range of $0.6 \mathrm{~V}-2.4 \mathrm{~V}$.


- VREF normal output

In VREG block, VREF (1.6V (typ.)of reference voltage output is provided.
The necessity of doing the voltage impression from outside by the fact that this terminal is connected to the VSET terminal is gone. However, because the voltage variation of VREF is to be reflected on the variation of LED fixed electric current directly, so that please pay attention to it.

O Serial interface section
This IC is controlled by 4 line serial interfaces of CPUCLK, CPUCS,CPUDI and CPUDO. The data entry format and timing are shown below.

In the case of WRITE


CPUDO Hi-Z

In the case of READ


- It does not correspond to the continual entry of the data. It is necessary to set CPUCS into L in every address.
- There is no function of the automatic increment of address.
- Address width is correspondence to 6bit, but please do not access the address other than 00h-11h absolutely.

AC electric quality

| Function | Symbol | Limit |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| CPUCLK Periods | tcyc | 100 | - | - | ns |
| CPUCLK high level width | tcLK. | 35 | - | - | ns |
| CPUCLK low level width | tcLKL | 35 | - | - | ns |
| CPUDI input set up time | tDIs | 50 | - | - | ns |
| CPUDI input hold time | tDIH | 50 | - | - | ns |
| CPUCS input set up time | tcss | 50 | - | - | ns |
| CPUCS input hold time | tcsh | 50 | - | - | ns |
| CPUDO Output delay time | tood | - | - | 40 | ns |

(Output load : 15pF)

## Register map

| Addres S | R/W | Initial value | Register name | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit $\phi$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OOH | R/W | 00h | PWMCNT | $T_{T}$ PWMRS | - | - | - | - | - | PARADRV | PWMEN | PWM control register |
| 01H | R/W | 00h | LEDEN | LED8EN | LED7EN | LED6EN | LED5EN | LED4EN | LED3EN | LED2EN | LED1EN | LED ON/OFF Control register |
| 02H | R/W | 00h | $\begin{array}{\|c\|} \hline \text { SETPWM1 } \\ 1 \\ \hline \end{array}$ | PWM <br> LED1[7] | PWM <br> LED1[6] | PWM <br> LED1[5] | PWM <br> LED1[4] | PWM <br> LED1[3] | PWM <br> LED1[2] | PWM <br> LED1[1] | PWM <br> LED1[0] | Register 1 for setting LED1 PWM ( Subordinate bit setting) |
| 03H | R/W | 00h | $\begin{gathered} \hline \text { SETPWM } \\ 12 \\ \hline \end{gathered}$ | - | - | - | - | - | - | PWM <br> LED1[9] | PWM <br> LED1[8] | Register 2 for setting LED1 PWM (Superior bit setting) |
| 04H | R/W | 00h | $\begin{array}{\|c\|} \hline \text { SETPWM } \\ 21 \\ \hline \end{array}$ | PWM LED2[7] | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED2[6] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED2[5] } \end{aligned}$ | $\begin{aligned} & \text { PWM } \\ & \text { LED2[4] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED2[3] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED2[2] } \end{aligned}$ | PWM LED2[1] | $\begin{aligned} & \text { PWM } \\ & \text { LED2[0] } \end{aligned}$ | Register 1 for setting LED2 PWM (Subordinate bit setting) |
| 05H | R/W | 00h | $\begin{gathered} \hline \text { SETPWM } \\ 22 \\ \hline \end{gathered}$ | - | - | - | - | - | - | PWM LED2[9] | PWM <br> LED2[8] | Register 2 for setting LED2 PWM (Superior bit setting) |
| 06H | R/W | 00h | $\begin{gathered} \text { SETPWM } \\ 31 \\ \hline \end{gathered}$ | PWM LED3[7] | PWM <br> LED3[6] | PWM LED3[5] | PWM <br> LED3[4] | PWM <br> LED3[3] | PWM LED3[2] | PWM <br> LED3[1] | PWM <br> LED3[0] | Register 1 for setting LED3 PWM (Subordinate bit setting) |
| 07H | R/W | 00h | $\begin{array}{\|c\|} \hline \text { SETPWM } \\ 32 \\ \hline \end{array}$ | - | - | - | - | - | - | PWM <br> LED3[9] | PWM LED3[8] | Register 2 for setting LED3 PWM (Superior bit setting) |
| 08H | R/W | 00h | $\begin{gathered} \hline \text { SETPWM } \\ 41 \\ \hline \end{gathered}$ | PWM LED4[7] | PWM LED4[6] | PWM LED4[5] | PWM <br> LED4[4] | PWM LED4[3] | PWM LED4[2] | PWM <br> LED4[1] | PWM LED4[0] | Register 1 for setting LED4 PWM (Subordinate bit setting) |
| 09H | R/W | 00h | $\begin{gathered} \hline \text { SETPWM } \\ 42 \\ \hline \end{gathered}$ |  | - | - | - | - | - | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED4[9] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED4[8] } \end{aligned}$ | Register 2 for setting LED4 PWM (Superior bit setting) |
| OAH | R/W | 00h | $\begin{array}{\|c\|} \hline \text { SETPWM } \\ 51 \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED5[7] } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED5[6] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED5[5] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED5[4] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED5[3] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED5[2] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED5[1] } \end{aligned}$ | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED5[0] } \end{aligned}$ | Register 1 for setting LED5 PWM (Subordinate bit setting) |
| OBH | R/W | 00h | $\begin{array}{\|c\|} \hline \text { SETPWM } \\ 52 \\ \hline \end{array}$ | - | - | - | - | - | - | PWM LED5[9] | $\begin{aligned} & \text { PWM } \\ & \text { LED5[8] } \end{aligned}$ | Register 2 for setting LED5 PWM (Superior bit setting) |
| OCH | R/W | 00h | $\begin{array}{\|c\|} \hline \text { SETPWM } \\ 61 \\ \hline \end{array}$ | PWM LED6[7] | PWM LED6[6] | PWM LED6[5] | PWM LED6[4] | PWM LED6[3] | PWM LED6[2] | PWM <br> LED6[1] | $\begin{aligned} & \hline \text { PWM } \\ & \text { LED6[0] } \\ & \hline \end{aligned}$ | Register 1 for setting LED6 PWM (Subordinate bit setting) |
| ODH | R/W | 00h | $\begin{gathered} \hline \text { SETPWM } \\ 62 \\ \hline \end{gathered}$ | - | - | - | - | - | - | PWM LED6[9] | PWM <br> LED6[8] | Register 2 for setting LED6 PWM (Superior bit setting) |
| OEH | R/W | 00h | $\begin{gathered} \text { SETPWM } \\ 71 \\ \hline \end{gathered}$ | PWM <br> LED7[7] | PWM <br> LED7[6] | PWM <br> LED7[5] | PWM <br> LED7[4] | PWM LED7[3] | PWM LED7[2] | PWM <br> LED7[1] | PWM <br> LED7[0] | Register 1 for setting LED7 PWM (Subordinate bit setting) |
| OFH | R/W | 00h | $\begin{gathered} \hline \text { SETPWM } \\ 72 \\ \hline \end{gathered}$ | - | - | - | - | - | - | PWM LED7[9] | PWM <br> LED7[8] | Register 2 for setting LED7 PWM (Superior bit setting) |
| 10H | R/W | 00h | $\begin{array}{\|c\|} \hline \text { SETPWM } \\ 81 \\ \hline \end{array}$ | PWM LED8[7] | PWM LED8[6] | PWM LED8[5] | PWM <br> LED8[4] | PWM LED8[3] | PWM LED8[2] | PWM <br> LED8[1] | PWM LED8[0] | Register 1 for setting LED8 PWM (Subordinate bit setting) |
| 11H | R/W | 00h | $\begin{gathered} \text { SETPWM } \\ 82 \\ \hline \end{gathered}$ |  |  | - | - |  |  | $\begin{aligned} & \text { PWM } \\ & \text { LED8[9] } \end{aligned}$ | PWM LED8[8] | Register 2 for setting LED8 PWM (Superior bit setting) |

All registers are reset by each condition below.
(1)UVLO(VREG)<2.9V(typ.)
(2)UVLO(EXT)<1.9V(typ.)
(3)Thermal shutdown detection $\left(\mathrm{Tj}>175^{\circ} \mathrm{C}\right)$
(4)Register PWMRST $=1$ ( exclude PWMRST itself)

## - ADDR $=00 h$

PWMCNT(PWM Control register : Read/Write)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register <br> name | PWMRST | not_used | not_used | not_used | not_used | not_used | PARADRV | PWMEN |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| PWMEN | PWM mode control |
| :---: | :---: |
| 0 | disable (Default) |
| 1 | PWM mode enable |


| PARADRV | LED output control |
| :---: | :---: |
| 0 | To control LED1-LED8 independently |
| 1 | To control LED1and 2, LED3 and 4, LED5 and 6, LED7 <br> and 8 simultaneously |


| PWMRST | PWM logic reset control |
| :---: | :---: |
| 0 | Normal Function (Default) |
| 1 | Logic reset |

When it makes PWMRST = ' 1 ', PWM Logic and all registers (the PWMRST register is excluded) is reset.
To make normal operation, it is necessary to reset if make PWMRST = ' 0 '.
When it makes PARADRV= ' 1 ', because LED1 and LED2 (LED3 and LED4, LED5 andLED6, LED7 and LED8) operate synchronously (following the setting of LED of odd number turn), when you use the output of LED1 and LED2 (LED3and LED4, LED5 and LED6, LED7 and LED8) by short-circuiting, it operates as each heavy-current driver of ILEDMAX=300mA.

## - ADDR=01h

LEDEN(LED ON/OFF Control register : Read/Write)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register <br> name | LED8EN | LED7EN | LED6EN | LED5EN | LED4EN | LED3EN | LED2EN | LED1EN |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| LED1 $(\sim 8)$ EN | LED1 ( $\sim 8$ ) output control |
| :---: | :---: |
| 0 | OFF (Default) |
| 1 | Usual ON |

When doing PWM modulated light with PWMEN of ADDR=00h, if LED1 of ADDR=01h (8) EN is designated as 1 , it becomes regular ON. (LED1 (8) EN takes precedence.) So after that, if LED1 (8) EN is designated as 0 , it returns to the PWM modulated light that is set at beginning.

## - ADDR=02h

SETPWM11(Register 1 for setting LED1 PWM (Subordinate bit setting): Read/Write)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register <br> name | PWMLED1 <br> $[7]$ | PWMLED |  |  |  |  |  |  |
| $1[6]$ | PWMLED1 | PWMLED1 | PWMLED1 | PWMLED1 | PWMLED1 | PWMLED1 |  |  |
| Pnitial value | 0 | 0 | $[4]$ | $[3]$ | $[2]$ | $[1]$ | $[0]$ |  |

## - ADDR $=03 \mathrm{~h}$

SETPWM12((Register 2 for setting LED1 PWM (superior bit setting) : Read/Write)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register <br> name | not used | not used | not used | not used | not used | not used | PWMLED1 <br> $[9]$ | PWMLED1 <br> $[8]$ |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

It sets Duty of PWM modulated light with the total 10bit of Bit70 of ADDR=02h and Bit1-0 of ADDR=03h. To set the subordinate position 8bit with ADDR=02h and the superior position 2bit with ADDR=03h. (Chart below)

| $\begin{gathered} \text { PWMLED1 } \\ {[9: 0]} \\ \hline \end{gathered}$ | LED1 Pulse width |
| :---: | :---: |
| "0000000000" | Usual 'L' (Default) |
| "0000000001" | PWMCLK 1 Clock width |
| "0000000010" | PWMCLK 2 Clock width |
| "0000000011" | PWMCLK 3 Clock width |
| ~ | $\sim$ |
| "1111111100" | PWMCLK 1020 Clock width |
| "1111111101" | PWMCLK 1021 Clock width |
| "1111111110" | PWMCLK 1022 Clock width |
| "1111111111" | PWMCLK 1023 Clock width |

## - ADDR $=04 \mathrm{~h} \sim 11 \mathrm{~h}$

The setting method is similar to LED1 of ADDR=02h,03h is described above with the PWM pulse width setting register of LED28.

PWM Setting example

※ When count [ 9:0 ] becomes 1, LEDON will become High and then LED lights up. When COUNT [ 9:0 ] reaches to the value that is set by PWM pulse, LEDON will become Low and the light goes out.
※ COUNT [9:0] =1 with Illumination timing of each channel becomes being identical.
※ When setting of pwm modulated light is modified, it is reflected being at the point where COUNT [ 9:0 ] is reset to 0 (It is not immediately reflection with register entry)
※ After writing ' 1 ' in PWMEN, the delay of $0 \sim$ maximum of 1 clocks occurs until LED lights up.
O Register setting example of LED illuminations

- When illuminates LED3 and LED8 regular (100\% illumination)
(1) $($ ADDR,DATA $)=(01 \mathrm{~h}, ~ 84 \mathrm{~h}) \quad \rightarrow$ Operation of regular illumination
- When it does PWM modulated light with $40 \%$ to LED3, and $80 \%$ to LED8,
$1024 \times 40 \%=409,1024 \times 80 \%=819$
Because (409)DEC=(199)HEX , (819)DEC=(333)HEX
(1) $($ ADDR,DATA $)=(06 \mathrm{~h}, 99 \mathrm{~h})$
$($ ADDR,$D A T A)=(07 \mathrm{~h}, 01 \mathrm{~h}) \quad \rightarrow$ Setting LED3 to $40 \%$
(2) $($ ADDR,$D A T A)=(10 \mathrm{~h}, 33 \mathrm{~h})$
$($ ADDR, DATA $)=(11 \mathrm{~h}, 03 \mathrm{~h}) \quad \rightarrow$ Setting LED8 to $80 \%$
(3) $($ ADDR,DATA $)=(00 \mathrm{~h}, 01 \mathrm{~h}) \quad \rightarrow$ Operation of modulated light

O The method connected control wire when plural IC is used
Connected method of the control wire when plural BD9202EFS is controlled with one CPU is shown.
You connect CPUCLK and CPUDI in parallel (note the ability of respective drive), CPUCS wires in each BD9202EFS.


## OBooster DC/DC Controller

- LED Series Numeric

It detects the LED cathode voltage, or the LED voltage, and controls the output voltage to be 0.75 (Typ.). The booster only operates when the LED output is operating. When multiple LED outputs are operating, the LED VF controls the LED output of the highest line to be 0.75 V (Typ.). Therefore, the voltages of other LED outputs are higher by the variation of VF.
Furthermore, you must be aware that the LED inline numerics have the following limits. At open detection, $85 \%$ of the OVP configured voltage becomes the trigger, so the maximum value of output voltage during normal operation is $51 \mathrm{~V}=60 \times 0.85$, and $51 \mathrm{~V} / \mathrm{VF}>$ maximum N .

- Over voltage Protection Circuit OVP

Inputs the output voltage to the OVP terminal with resistive divide. The configured value of OVP should be determined by the series numeric of the LED and the VF variance. When determining the OVP configured voltage, the open detection trigger, OVP $\times 0.85$ should be considered. The switching operation stops when OVP is detected. Furthermore, if the output voltage falls to $80 \%$ of the OVP configuration voltage within the filter time tcp1 determined by CP1, OVP is released. If OVP continues for over tcp1, the error detection flag FAIL1 turns to Low, it latches with the switching operation in the stopped position.
When the output voltage side is ROVP1 and the GND side is ROVP2, the OVP detection voltage is:
VOVP $=($ ROVP $1+R O V P 2) / R O V P 2 \times 2.0 \mathrm{~V}$
When ROVP1 $=560 \mathrm{k} \Omega$ and ROVP2 $20 \mathrm{k} \Omega$, OVP activates when VOUT $=58 \mathrm{~V}$ or more.

- Booster DC/DC Converter Oscillation Frequency and LED Driver PWM Standard Frequency

By attaching resistance to RT (BRT), it is possible to configure triangular wave oscillation frequency. The RT (BRT) determines the charge and discharge current corresponding to the internal condenser, and the frequency changes. Configure the RT (BRT) resistance by referring to the theoretical formula below. We recommend a range of $30 \mathrm{k} \Omega$ $\sim 300 \mathrm{k} \Omega$. Configurations outside of the frequency range in the chart below can result in stopping switching, and operation cannot be guaranteed.


$$
\text { fosc }=\frac{3.04 \times 10^{4}}{R T(B R T)[k \Omega]}[\mathrm{kHz}]
$$

- Internal Oscillation Frequency Output Terminal CT_SYNC_OUT and External Synchronous Terminal CT_SYNC_IN The internal oscillation frequency output terminal CT_SYNC_ OUT outputs the internal oscillator's clock configured by the RT terminal. However, there is no output when there is a CLK input in the external synchronous terminal CT_SYNC_IN. The external synchronous terminal CT_SYNC_IN can be the operational frequency of the DC/DC converter by externally inputting CLK. At this time, the external input frequency should be configured to be higher than the internal oscillation frequency. Furthermore, there should be no switching between the external synchronous and internal oscillator during operation.
- Soft Start

There is no soft start function with this IC. At startup, stand-up occurs with control by the current value configured by OCP (over-current detection).

- Over-current Protection Circuit (OCP)

The current flowing through the coil is changed to voltage by the sense resistance Rcs, and when the CS terminal is over 0.2 V (typ), the switching operation is stopped.
OCP detection is in pulse-by-pulse format, and is detected at every switching cycle and reset at the next clock.
When detection continues longer than the time configured at tCP 1 , FAIL1=L and it latches with the switching operation in the stopped position.

O Error Detection Output Function

- Outputs errors detected by protection circuits to FAIL1 and FAIL2 terminals. FAIL1 or FAIL2 switch to Low after the filter time configured at CP1 or CP2, when they detect OVP or OCP (FAIL1) or LED open/short (FAIL2). (Because FAIL1 terminal is open collector output, it is used with external pull-up.)
The filter time for CP1 and CP2 is expressed as: $\quad T c p 1(c p 2)=\frac{C c p 1 \times 2 \mathrm{~V}}{1 \mu \mathrm{~A}}$

【Protection Functions】

| Protection Function | Detection | Release | Type | Logic at detection |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | FAIL1 | FAIL2 |
| UVLO (VREG) | VREG<2.9V | VREG>3.0V | Hysteresis | H | H |
| UVLO (EXT) | UVLO<1.9V | UVLO > 2.0 V | Hysteresis | H | H |
| TSD | $\mathrm{Tj}>175^{\circ} \mathrm{C}$ | $\mathrm{Tj}<150^{\circ} \mathrm{C}$ | Hysteresis | H | H |
| OVP | VOVP>2.0V \& t>tCP1 | VOVP<1.5V | Latch | L | H |
| OCP | $\begin{array}{cc} \mathrm{VCS} \geqq 0.2 \mathrm{~V} & \& \\ \mathrm{t}>\mathrm{tCP} 1 \end{array}$ | VCS<0.2V | Latch | L | H |
| LED open detection | $\begin{gathered} \hline \text { VLED }<0.2 \mathrm{~V} \text { \& } \\ \text { VOVP }>1.7 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline \text { VLED }>0.2 \mathrm{~V} \text { \& } \\ \text { VOVP }<1.6 \mathrm{~V} \end{gathered}$ | Latch | H | L |
| LED short detection | $\mathrm{VLED} \geqq 4.0 \mathrm{~V}$ | VLED<4.0V | Latch | H | L |

To clear the latch type, the logic section must be reset.

| Protection Function | Operation at protection function detection |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | DCDC | LOADSW | LED Dr | Internal logic |
| UVLO (VREG) | Stop | ON | All CH stop | Reset |
| UVLO (EXT) | Stop | ON | All CH stop | Reset |
| TSD | Stop | ON | All CH stop | Reset |
| OVP | Stop | OFF | (All CH stop) *2 | Normal operation |
| OCP | Current limit | OFF | Normal operation | Normal operation |
| LED open detection *1 | Stop | ON | All CH stop | Normal operation |
| LED short detection $* 1$ | Stop | ON | All CH stop | Normal operation |

*1 LED open and short detection is only valid with operating channels, and all CH turn to OFF when 1-ch error is detected. Furthermore, it is only valid in the ON areas during PWM operation.
*2 Because the DC/DC converter stops and there is no voltage supply for the LED, the light will be turned off.

- Selection of External Parts

1. Selection of Coil (L)


The value of the coil greatly affects the input ripple current. As presented in formula (1), the larger the coil and the higher the switching frequency, the lower the ripple current.

$$
\Delta \mathrm{IL}=\frac{(\mathrm{VOUT}-\mathrm{Vcc}) \times \mathrm{Vcc}}{\mathrm{~L} \times \mathrm{VOUT} \times \mathrm{f}}[\mathrm{~A}] \quad \cdots \cdots
$$



When efficiency is expressed as in formula (2), the input peak current is as shown in formula (3).

$$
\begin{equation*}
\eta=\frac{\mathrm{VOUT} \times \mathrm{IOUT}}{\mathrm{Vcc} \times \mathrm{ICC}} \tag{2}
\end{equation*}
$$

$$
\begin{equation*}
\mathrm{ILMAX}=\mathrm{ICC}+\frac{\Delta \mathrm{IL}}{2}=\frac{\mathrm{VOUT} \times \mathrm{IOUT}}{\mathrm{Vcc} \times \eta}+\frac{\Delta \mathrm{IL}}{2} \cdots \cdot \cdot \tag{3}
\end{equation*}
$$

※ If current that is stronger than the coil's fixed current value flows through the coil, there is magnetic saturation in the coil, lowering efficiency.
A margin large enough should be considered during selection, so that the peak current does not exceed the coil's fixed current value.
※ To lessen loss from the coil and improve efficiency, coils with low resistance components (DCR and ACR) should be selected.
2. Selection of Output Condenser (Co)

The stability domain of the output voltage and equivalent series resistance necessary to smooth out the ripple voltage should be consideredvochen choosing a condenser for the output side.


The output ripple voltage is determined by formula (4).
$\Delta \mathrm{VOUT}=\mathrm{ILMAX} \times \mathrm{RESR}+\frac{\mathrm{I}}{\mathrm{Co}} \times \frac{\mathrm{IOUT}}{\eta} \times \frac{1}{\mathrm{f}}[\mathrm{V}]$
( $\Delta \mathrm{IL}$ : output ripple current, ESR: equivalent series resistance of Co, $\eta$ : efficiency)
※The condenser's fixed value should be selected with enough margin for the output voltage.
3. Selection of Input Condenser (Cin)

The input condenser selected should have low ESR with enough capacity to be compatible large ripple current, in order to prevent large transient voltage.
 The ripple current IRMS can be derived from formula (5).

$$
\begin{equation*}
\mathrm{IRMS}=\mathrm{IOUT} \times \frac{\sqrt{(\mathrm{VOUT}-\mathrm{VCC})} \times \mathrm{VOUT}}{\mathrm{VOUT}}[\mathrm{~A}] \tag{5}
\end{equation*}
$$

Furthermore, because it relies heavily on the characteristics of the power used for input, the wiring pattern on the substrate and MOSFET gate drain capacity, the usage temperature, load range and MOSFET conditions must be adequately confirmed.
4. Selection of MOSFET for Load Switch, and its Soft Start

Because there are no switches on the route between the VCC and the VO with regular boost applications, in case of an output short circuit the coil or rectification diode may be damaged. To prevent this from happening, a PMOSFET load switch should inserted between the VCC and the coil. PMOSFET with better ability to withstand pressure between gate-source and drain-source than VCC should be selected.
To initiate soft start of the load switch, insert capacity between the gate and source.
5. Selection of Switching MOSFET

There are no problems as long as the absolute maximum rating of the current rating is $L$ and the pressure threshold and rectification diode of $C$ are at least VF, but in order to actualize high-speed switching, one with small gate capacity (injected charge amount) should be selected.
※ Excess of over current protection configuration recommended
※ Higher efficiency can be gained if one with smaller ON resistance is selected.
6. Selection of Rectification Diode

Select a Schottky barrier diode with higher current ability than the current rating of $L$ and higher reverse pressure threshold than the threshold of C , particularly with low forward voltage VF.

- Phase Compensation Configuration Method
- Stability of Applications

Feedback stability conditions for reverse feedback are as follows:

- Phase-lag of less than $150^{\circ}$ (phase margin of over $30^{\circ}$ ) when gain is 1 ( 0 dB )

Furthermore, DC/DC converter applications have been sampled by the switching frequency, so the GBW of the entire line is configured at less than $1 / 10$ of the switching frequency. To sum up, the characteristics aimed for by applications are as outlined below:

- Phase-lag less than $150^{\circ}$ (phase margin over $30^{\circ}$ ) when gain is $1(0 \mathrm{~dB})$
- The GBW (frequency of gain 0 dB ) at that time is less than $1 / 10$ of switching frequency

Therefore, to improve the response with GBW limitations, it is necessary to make the switching frequency higher.
The trick to secure stability by phase compensation is to cancel out the second phase lag ( $-180^{\circ}$ ) generated by LC resonance with two phase leads (insert two phase leads).
Phase leads are by the output condenser's ESR component or the error amp output Comp terminal's CR.
With DC/DC converter applications, there is always a LC resonance circuit at the output, so the phase lag at that section is $180^{\circ}$. If the output condenser has large ESR (several $\Omega$ ), such as an aluminum electrolysis condenser, a phase lead of $+90^{\circ}$ is generated, and the phase lag is $-90^{\circ}$. When using an output condenser with low ESR such as a ceramic condenser, insert R for the ESR component.



Resonance point
phase lag $-180^{\circ}$

$\mathrm{fr}=\frac{1}{2 \pi \sqrt{\mathrm{LCO}}}[\mathrm{Hz}] \quad \begin{aligned} & \text { Resonance point } \\ & -180^{\circ}\end{aligned}$ $\mathrm{fESR}=\frac{1}{2 \pi \mathrm{RESRCo}}[\mathrm{Hz}] \begin{aligned} & \text { Phase lead } \\ & \text { Phase lag }-90^{\circ}\end{aligned}$

With the changes in phase characteristics by caused by ESR, the number of phase leads to be inserted is one.
The frequency configuration to insert phase lead should ideally be configured close to the LC resonance frequency in order to cancel LC resonance.
This configuration is for simplicity, and no detailed calculations have been carried out, so there are times when adjustments on the actual product are necessary. These characteristics change depending on substrate layout and load conditions, so ample confirmation is necessary during design for mass production.

- Electricity Consumption Calculations
$\operatorname{Pc}(\mathrm{N})=\mathrm{ICC} * \mathrm{VCC}+2^{*} \mathrm{Ciss} *$ VREG ${ }^{*} \mathrm{Fsw}^{*} \mathrm{Vcc} *[\mathrm{VLED} * \mathrm{~N}+\Delta \mathrm{Vf*}(\mathrm{~N}-1)] *$ ILED

| ICC | : Maximum circuit current |
| :--- | :--- |
| VCC | : Power voltage |
| Ciss | : External FET capacity |
| Vsw | : SW gate voltage |
| Fsw | : SW frequency |
| Rload | : LOAD SW ON resistance |
| lload | : LOAD SW maximum inflowing current |
| VLED | : LED control voltage |
| N | : LED parallel numeric |
| $\triangle$ Vf | : LED Vf variance |
| ILED | : LED output current |

<Sample calculation>
When $\mathrm{Pc}(8)=21 \mathrm{~mA} \times 30 \mathrm{~V}+500 \mathrm{pF} \times 5 \mathrm{~V} \times 600 \mathrm{kHz} \times 30 \mathrm{~V}+[0.95 \mathrm{~V} \times 8+\Delta \mathrm{Vf} \times 7] \times 75 \mathrm{~mA}$
$\Delta \mathrm{V} f=1.2 \mathrm{~V}$ (about 0.1 V each),
$\mathrm{Pc}(8)=0.63 \mathrm{~W}+0.045 \mathrm{~W}+1.2 \mathrm{~W}$

$$
=1.875 \mathrm{~W}
$$

Because this IC has a built-in driver circuit, there is a considerable amount of heat generated. Careful consideration is necessary for substrate and heat dissipation design.

- PCB Board Circuit Diagram


O The CVCC and CREG decoupling condensers should be placed as close as possible to the IC pin.
O Because high current can flow through CSGND and PGND1~4, they should all be wired independently with low impedance.
O Do not apply noise to 17-pin ISET, 18-pinVSET, 27-pin BRT, 28-pin RT and 39-pin COMP.
O 1-pin LED, 3-pin LED2, 20-pin LED3, 22-pin LED4, 23-pin LED5, 25-pin LED6, 31-pin SWOUT, 35-pin CT_CYNC_OUT, 36-pin BCT_SYNC_OUT, 42-pin LED7 and 44-pin LED8 switch, so make sure they do not affect the surrounding pattern.
O The thick-lined areas should be laid out as short as possible with broad pattern.
O During normal use, the jumper configurations are J1~J4=Short and J5=open.

Oxternal Parts for PCB Board

※ The values above are fixed, and have been verified for operation at VCC=24V, LED12-series 8-parallel and ILED=150mA.
Therefore, the optimal values can vary depending on usage conditions, so fixed values should be determined with careful consideration.
-In/Output Equivalent Circuit 1

| 1.LED1, 3.LED2, 20.LED3, 22.LED4, 23.LED5, 25.LED6 42.LED7 44. LED8 | 4.CP1, 5.CP2 | 6.FAIL1, 7.FAIL2 |
| :---: | :---: | :---: |
|  |  |  |
| 9.CPUDI ,12.CPUCLK , 13.CPUCS | 10.CPUDO | 15.VREG |
|  |  |  |

## -In/Output Equivalent Circuit 2

| 16.VREF | 17.ISET | 18.VSET |
| :---: | :---: | :---: |
|  |  |  |
| 19.TEST | 26.TOUT1, 35.CT_SYNC_OUT, 36.BCT SYNC OUT | 27.BRT , 28. RT |
|  |  |  |
| 29.CS | 30.0VP, 34.UVLO | 31.SWOUT |
|  |  |  |
| 33.LOADSW | 37.CT_SYNC_IN , 38.BCT_SYNC_IN | 39.COMP |
|  |  |  |
| 40.TOUT2 | 41.EN | CL7V |
|  |  |  |

## - Usage Notes

1.) Absolute Maximum Ratings

Although the quality of this product has been tightly controlled, deterioration or even destruction may occur if the absolute maximum ratings, such as for applied pressure and operational temperature range, are exceeded. Furthermore, we are unable to assume short or open mode destruction conditions. If special modes, which exceed the absolute maximum ratings, are expected, physical safely precautions such as fuses should be considered.
2.) Reverse Connection of Power Supply Connector

The IC can destruct from reverse connection of the power supply connector. Precautions, such as inserting a diode between the external power supply and IC power terminal, should be taken as protection against reverse connection destruction.
3.) Power Supply Line

Because there is a return of current regenerated by back EMF of the external coil, the capacity value should be determined after confirming that there are no problems with characteristics such as capacity loss at low temperatures with electrolysis condensers, for example by placing a condenser between the power supply and GND as a route for the regenerated current.
4.) GND Potential

The potential of the GND pin should be at the minimum potential during all operation status
5.) Heat Design

Heat design should consider power dissipation (Pd) during actual use and margins should be set with plenty of room.
6.) Short-circuiting Between Terminals and Incorrect Mounting

When attaching to the printed substrate, pay special attention to the direction and proper placement of the IC. If the IC is attached incorrectly, it may be destroyed.
Destruction can also occur when there is a short, which can be caused by foreign objects entering between outputs or an output and the power GND.
7.) Operation in Strong Magnetic Fields

Exercise caution when operating in strong magnet fields, as errors can occur.
8.) ASO

When using this IC, it should be configured so that the output Tr should not exceed absolute maximum ratings and ASO. With CMOS ICs and ICs that have multiple power sources, there is a chance of rush current flowing momentarily, so exercise caution with power supply coupling capacity, power supply and width of GND pattern wiring and its layout.
9.) Heat Interruption Circuit

This IC has a built-in Temperature Protection Circuit (TSD circuit). The temperature protection circuit (TSD circuit) is only to cut off the IC from thermal runaway, and has not been designed to protect or guarantee the IC. Therefore, the user should not plan to activate this circuit with continued operation in mind.
10.) Inspection of Set Substrates

If a condenser is connected to a pin with low impedance when inspecting the set substrate, stress may be placed on the IC, so there should be a discharge after each process. Furthermore, when connecting a jig for the inspection process, the power must first be turned OFF before connection and inspection, and turned OFF again before removal.
11.) IC Terminal Input

This IC is a monolithic IC, and between each element there is a $P+$ isolation and $P$ substrate for element separation.
There is a P-N junction formed between this P-layer and each element's $N$-layer, which makes up various parasitic elements.
For example, when resistance and transistor are connected with a terminal as in figure 15:
OWhen GND>(terminal A) at the resistance, or GND>(terminal B) at the transistor (NPN), the P-N junction operates as a parasitic diode.
OAlso, when GND>(terminal B) at the transistor, a parasitic NPN transistor operates by the N-layer of other elements close to the aforementioned parasitic diode.
With the IC's configuration, the production of parasitic elements by the relationships of the electrical potentials is inevitable. The operation of the parasitic elements can also interfere with the circuit operation, leading to malfunction and even destruction. Therefore, uses that cause the parasitic elements to operate, such as applying voltage to the input terminal that is lower than the GND (P-substrate), should be avoided.

(Terminal A)

12.) Earth Wiring Pattern

Where there are both a small signal GND and a large current GND, it is recommended that large current GND pattern and small signal GND pattern are separated, and that there is an earth at the set's control point so that the pattern wiring's resistance and voltage change from the large current doesn't change the small signal GND's voltage. Ensure that the GND wiring patterns for external parts do not fluctuate.

- Selecting a Model Name When Ordering


HTSSOP-A44


## Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.
The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.
While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

