# **Z0103NA**Logic level four-quadrant triac Rev. 03 — 5 August 2009

**Product data sheet** 

### **Product profile** 1.

# 1.1 General description

Passivated sensitive gate 4-Q triac in a SOT54 plastic package

### 1.2 Features and benefits

- Direct interfacing to logic level ICs
- Direct interfacing to low power gate drive circuits
- High blocking voltage of 800V
- Sensitive gate in four quadrants

# 1.3 Applications

- General purpose low power motor control
- Home appliances

- Industrial process control
- Low power AC Fan controllers

# 1.4 Quick reference data

Table 1. **Quick reference** 

Parameter	Conditions	Min	Тур	Max	Unit
repetitive peak off-state voltage		-	-	800	V
RMS on-state current	full sine wave; T <sub>lead</sub> ≤ 38 °C; see <u>Figure 1</u> and <u>4</u>	-	-	1	Α
non-repetitive peak on-state current	full sine wave; $t_p = 20 \text{ ms}$ ; $T_{j(init)} = 25 \text{ °C}$ ; see Figure 2 and 3	-	-	8	Α
	full sine wave; $t_p = 16.7 \text{ ms}$ ; $T_{j(init)} = 25 \text{ °C}$	-	-	8.5	Α
naracteristics					
gate trigger current	$V_D = 12 \text{ V; } T_j = 25 \text{ °C;}$ T2+ G-; see <u>Figure 6</u>	-	-	3	mA
	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; T2- G-	-	-	3	mA
	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; T2+ G+	-	-	3	mA
	$V_D = 12 \text{ V; } T_j = 25 \text{ °C;}$ T2- G+	-	-	5	mA
	repetitive peak off-state voltage RMS on-state current non-repetitive peak on-state current	repetitive peak off-state voltage   RMS on-state current see Figure 1 and 4   non-repetitive peak on-state current $ T_{j(init)} = 25 \text{ °C}; $ see Figure 2 and 3  full sine wave; $t_p = 20 \text{ ms}; $ $ T_{j(init)} = 25 \text{ °C}; $ see Figure 2 and 3  full sine wave; $t_p = 16.7 \text{ ms}; $ $ T_{j(init)} = 25 \text{ °C} $ paracteristics   gate trigger current $ V_D = 12 \text{ V}; T_j = 25 \text{ °C}; $ $ T_2 + G; \text{ see Figure 6} $ $ V_D = 12 \text{ V}; T_j = 25 \text{ °C}; $ $ T_2 - G $ $ V_D = 12 \text{ V}; T_j = 25 \text{ °C}; $ $ T_2 + G_+ $ $ V_D = 12 \text{ V}; T_j = 25 \text{ °C}; $	repetitive peak off-state voltage    RMS on-state	repetitive peak off-state voltage    RMS on-state	repetitive peak off-state voltage $ \begin{array}{ccccccccccccccccccccccccccccccccccc$



Logic level four-quadrant triac

# **Pinning information**

Table 2. **Pinning information** 

	_			
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	T2	main terminal 2	,	N.1
2	G	gate		T2 — T1
3	T1 main terminal 1		sym051	
			SOT54 (TO-92)	

### **Ordering information** 3.

Table 3. **Ordering information** 

Type number	Package		
	Name	Description	Version
Z0103NA	TO-92	plastic single-ended leaded (through hole) package; 3 leads	SOT54

# Logic level four-quadrant triac

3 of 12

# **Limiting values**

Table 4. **Limiting values** 

**Product data sheet** 

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DRM}$	repetitive peak off-state voltage		-	800	V
I <sub>T(RMS)</sub>	RMS on-state current	full sine wave; $T_{lead} \le 38 \text{ °C}$ ; see Figure 1 and 4	-	1	Α
dI <sub>T</sub> /dt	rate of rise of on-state	$I_T = 1 \text{ A}$ ; $I_G = 20 \text{ mA}$ ; $dI_G/dt = 100 \text{ mA/}\mu\text{s}$ ; $T2 + G + G$	-	50	A/µs
	current	$I_T = 1 \text{ A}$ ; $I_G = 20 \text{ mA}$ ; $dI_G/dt = 100 \text{ mA/}\mu\text{s}$ ; $T2 + G$	-	50	A/µs
		$I_T = 1 \text{ A}$ ; $I_G = 20 \text{ mA}$ ; $dI_G/dt = 100 \text{ mA/}\mu\text{s}$ ; T2- G-	-	50	A/µs
		$I_T = 1 \text{ A}$ ; $I_G = 20 \text{ mA}$ ; $dI_G/dt = 100 \text{ mA/}\mu\text{s}$ ; T2- G+	-	20	A/µs
$I_{GM}$	peak gate current		-	1	Α
$P_{GM}$	peak gate power		-	2	W
T <sub>stg</sub>	storage temperature		-40	150	°C
Tj	junction temperature		-	125	°C
I <sub>TSM</sub>	non-repetitive peak on-state current	full sine wave; $t_p = 20$ ms; $T_{j(init)} = 25$ °C; see Figure 2 and 3	-	8	Α
		full sine wave; $t_p = 16.7 \text{ ms}$ ; $T_{j(init)} = 25 \text{ °C}$	-	8.5	Α
I <sup>2</sup> t	I <sup>2</sup> t for fusing	t <sub>p</sub> = 10 ms; sine-wave pulse	-	0.32	A <sup>2</sup> s
P <sub>G(AV)</sub>	average gate power		-	0.1	W






Fig 1. Total power dissipation as a function of RMS on-state current; maximum values

# Logic level four-quadrant triac



f = 50 Hz


Fig 2. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values



 $t_p \le 20$  ms; (1) is  $dI_T/dt$  limit; (2) is T2 - G + quadrant limit

Fig 3. Non-repetitive peak on-state current as a function of pulse width; maximum values


# Logic level four-quadrant triac



# 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient		-	150	-	K/W
$R_{\text{th(j-lead)}}$	thermal resistance from junction to lead	Full cycle; see Figure 5	-	-	60	K/W




# Logic level four-quadrant triac

# 6. Characteristics

Table 6. Characteristics

Characteristics					
Parameter	Conditions	Min	Тур	Max	Unit
racteristics					
gate trigger current	$V_D = 12 \text{ V; } T_j = 25 \text{ °C; } T2+ \text{ G-;}$ see Figure 6	-	-	3	mA
	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; T2- G-	-	-	3	mΑ
	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; T2+ G+	-	-	3	mΑ
	V <sub>D</sub> = 12 V; T <sub>j</sub> = 25 °C; T2- G+	-	-	5	mΑ
latching current	$V_D = 12 \text{ V; } T_j = 25 \text{ °C; } I_G = 0.1 \text{ A; } T2 + G-;$ see Figure 7	-	-	7	mA
	$V_D = 12 \text{ V}; T_j = 25 \text{ °C}; I_G = 0.1 \text{ A}; T2+ G+$	-	-	7	mΑ
	$V_D = 12 \text{ V}; T_j = 25 \text{ °C}; I_G = 0.1 \text{ A}; T2- G+$	-	-	7	mΑ
	$V_D = 12 \text{ V}; T_j = 25 \text{ °C}; I_G = 0.1 \text{ A}; T2- G-$	-	-	7	mΑ
holding current	$V_D = 12 \text{ V}; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 10}{}$	-	-	7	mΑ
on-state voltage	I <sub>T</sub> = 1 A; see <u>Figure 8</u>	-	1.3	1.6	V
gate trigger voltage	$I_T = 0.1 \text{ A}$ ; $V_D = 12 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; see <u>Figure 9</u>	-	-	1.3	V
	$I_T = 0.1 \text{ A}; V_D = 800 \text{ V}; T_j = 125 \text{ °C}$	0.2	-	-	V
off-state current	V <sub>D</sub> = 800 V; T <sub>j</sub> = 125 °C	-	-	0.5	mA
charateristics					
rate of rise of off-state voltage	V <sub>DM</sub> = 536 V; T <sub>j</sub> = 110 °C; gate open circuit; see <u>Figure 11</u>	10	-	-	V/µs
rate of rise of commutating voltage	$V_D = 400 \text{ V}; T_j = 110 \text{ °C};$ $dl_{com}/dt = 0.44 \text{ A/ms}; \text{ gate open circuit}$	0.5	-	-	V/µs
	Parameter racteristics gate trigger current  latching current  holding current on-state voltage gate trigger voltage  off-state current charateristics rate of rise of off-state voltage rate of rise of	$ \begin{array}{c} \textbf{Parameter} & \textbf{Conditions} \\ \textbf{racteristics} \\ \textbf{gate trigger current} & V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } T2 + G -; \\ \textbf{see } \underline{\textbf{Figure 6}} \\ \hline V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } T2 - G - \\ \hline V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } T2 + G + \\ \hline V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } T2 - G + \\ \hline V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } T2 - G + \\ \hline V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } I_G = 0.1 \ \text{A; } T2 + G -; \\ \textbf{see } \underline{\textbf{Figure 7}} \\ \hline V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } I_G = 0.1 \ \text{A; } T2 + G + \\ \hline V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } I_G = 0.1 \ \text{A; } T2 - G + \\ \hline V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } I_G = 0.1 \ \text{A; } T2 - G - \\ \hline \textbf{holding current} & V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } \text{see } \underline{\textbf{Figure 10}} \\ \textbf{on-state voltage} & I_T = 1 \ \text{A; see } \underline{\textbf{Figure 8}} \\ \textbf{gate trigger voltage} & I_T = 0.1 \ \text{A; } V_D = 12 \ \text{V; } T_j = 25 \ ^{\circ}\text{C; } \text{see } \underline{\textbf{Figure 9}} \\ \hline I_T = 0.1 \ \text{A; } V_D = 800 \ \text{V; } T_j = 125 \ ^{\circ}\text{C} \\ \textbf{off-state current} & V_D = 800 \ \text{V; } T_j = 125 \ ^{\circ}\text{C} \\ \textbf{off-state current} & V_D = 800 \ \text{V; } T_j = 110 \ ^{\circ}\text{C; } \text{gate open circuit; see } \underline{\textbf{Figure 11}} \\ \hline \textbf{rate of rise of} & V_D = 400 \ \text{V; } T_j = 110 \ ^{\circ}\text{C; } \\ \hline \end{array}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$



(3) is T2 – G – quadrant; (4) is T2 – G+ quadrant junction temperature

Fig 6. Normalized gate trigger current as a function of junction temperature





Fig 7. Normalized latching current as a function of junction temperature

# Logic level four-quadrant triac

7 of 12



$$V_0 = 1.254 \text{ V; } R_c = 0.31 \Omega$$

- $\begin{aligned} &\mathbf{V}_0 = 1.254 \; \mathbf{V}; \mathbf{R}_{\mathrm{s}} = 0.31 \, \Omega \\ &(1) \; T_j = 125 \; \mathbf{C}; \; \text{typical values} \\ &(2) \; T_j = 125 \; \mathbf{^{\circ}C}; \; \text{maximum values} \\ &(3) \; T_j = 25 \; \mathbf{^{\circ}C}; \; \text{maximum values} \end{aligned}$

Fig 8. On-state current as a function of on-state voltage

**Product data sheet** 




Fig 9. Normalized gate trigger voltage as a function of junction temperature




Fig 10. Normalized holding current as a function of junction temperature

# Logic level four-quadrant triac




Fig 11. Normalized critical rate of rise of off-state voltage as a function of junction temperature;typical values

# 7. Package outline

# Plastic single-ended leaded (through hole) package; 3 leads

SOT54




Fig 12. Package outline SOT54 (TO-92)

IEC

OUTLINE

VERSION

SOT54

Z0103NA\_3 © NXP B.V. 2009. All rights reserved.

**JEITA** 

SC-43A

**EUROPEAN** 

**PROJECTION** 

 $\bigcirc$ 

ISSUE DATE

04-06-28

04-11-16

REFERENCES

**JEDEC** 

TO-92

# Logic level four-quadrant triac

# 8. Revision history

# Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
Z0103NA_3	20090805	Product data sheet	-	Z0103_07_09_SERIES-02
Modifications:	guidelines	of this data sheet has bee of NXP Semiconductors. have been adapted to the	· ·	mply with the new identity ne where appropriate.
	<ul> <li>Type numb</li> </ul>	er Z0103NA separated fro	om data sheet Z010	3_07_09_SERIES-02.
Z0103_07_09_SERIES-02 (9397 750 10102)	20020912	Product data	-	Z0103_07_09_SERIES-01
Z0103_07_09_SERIES-01 (9397 750 09419)	20020411	Product data	-	-

### Logic level four-quadrant triac

# 9. Legal information

### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Z0103NA 3 © NXP B.V. 2009. All rights reserved.

# Logic level four-quadrant triac

# 11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline
8	Revision history10
9	Legal information11
9.1	Data sheet status
9.2	Definitions
9.3	Disclaimers
9.4	Trademarks11
10	Contact information 11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2009. All rights reserved.