



ICM108B 1.3 million pixel Color CMOS image sensor

Data Sheet V1.1 November, 2002

IC Media Corporation

545 East Brokaw Road San Jose, CA 95112, U.S.A. Phone: (408) 451-8838 Fax: (408) 451-8839

Email: Sales@IC-Media.Com Web Site: www.ic-media.com

IC Media Technology Corporation

6F, No. 61, ChowTze Street., NeiHu District

Taipei, Taiwan, R.O.C. Phone: 886-2-2657-7898 Fax: 886-2-2657-8751

Email: Ap.Sales@IC-Media.Com.tw Web Site: www.ic-media.com.tw

Important notice: This document contains information of a new product. IC Media Corp. reserves the right to make any changes without further notice to any product herein to improve design, function or quality and reliability. No responsibility is assumed by IC Media Corp. for its use, nor for any infringements of patents of third parties that may result from its use.



Features

- 1.3 mega pixels (1280x1024) format
- Support sub-sampling at quarter (1/4), and quarter-quarter (1/16) mega pixel resolutions for higher video frame rate
- Progressive readout
- Output data format: 10-bit raw data
- Input interface: SIF
- Electronic exposure control
- On-chip 11-bit ADC
- On-chip PLL
- Correlated double sampling
- Video mode and DSC mode
- Dead pixel removal
- Flash control
- Power down mode
- Automatic optical black compensation
- Horizontal and vertical images
- Single 3.3V power supply

General Description

ICM-108B is a single-chip digital color-imaging device. It incorporates a 1280x1024 sensor array capable of operating at up to 30 frames per second and sub-sampled quarter (1/4) and quarter-quarter (1/16) mega pixel resolutions, operating at higher frame rate in progressive manner. Each pixel is covered by a color filter, which formed a so-called Bayer pattern. Correlated double sampling is performed by the internal ADC and timing circuitry. The gains for raw data can be adjusted separately for the 4 Bayer pattern pixels. The output format is 10-bit raw data that can be fed to other DSP, color processing, or compression chips.

Applications

- Digital camcorder
- Digital still camera
- Video phone
- Video conferencing
- Video mail
- Video cellular phone
- PC camera
- Security system
- Visual toy
- Industrial image capture/analysis
- Environment monitor system



Key Parameters

- Number of pixels: 1280x1024
- Number of physical pixels: 1,333,860, (1290x1034)
- Frame rate: 30/15/10/5/4/3/2/1 fps
- Sub-sampling quarter (1/4) and quarter-quarter (1/16) mega pixel resolutions for higher frame rate
- Pixel size: 6 μm x 6 μm
- Sensor area: 7.68 mm x 6.144 mm
- Input clock: 6 MHz crystal, or external clock source of 6, 12, 24, 48, or 96 MHz through PLL or bypass PLL
- Main clock frequency: 48 MHz; on-chip 11 bit ADC clock: 96MHz (2x of main clock frequency), for 30 fps operation.
- Mode exposure time: 31.25 μ s (@ 30 fps, 1 line). Maximum exposure time ~ 60 s @ X1 mode (1 fps), 65535 lines
- RGB gain: 1/256 to 64 for individual Bayer pattern pixels depending on register setting.
- Sensitivity: 1.0 V/lux-sec (5200 K light source, 650 nm IR cutoff filter)
- Quantum Efficiency: 38 % (555 nm)
- Dynamic Range: 55 dB (relative to noise floor = temporal noise + quantization noise); 45 dB (relative to total noise)
- Fill Factor: 36%
- S/N Ratio (temporal noise): 45 dB @ 75% full signal level
- S/N Ratio (total noise): 40 dB @ 75% full signal level
- Sensitive to infrared illumination source
- Power supply: 3.3V
- Power requirement: <100mA (@30fps) and <60mA (@15fps)
- Standby mode power: < 50uA
- Package: Plastic LCC48



1. Preliminary Pin Assignment

Pin#	Name	Class*	Function
14	CLKSEL	D, I, N	Clock source selection
			0: clocks pass PLL, use XIN (pin 12)
			1: bypass PLL, use CLKIN (pin 11)
11	CLKIN	D, I, N	External clock source; bypass PLL
12	XIN	A, I	Crystal oscillator in, or external clock in; if external
			clocks used, leave Xout (pin 13) unconnected
13	XOUT	A, O	Crystal oscillator out
33	PCLK	D, O	Pixel clock output
35	OEN	D, I, N	Output enable. 0: enable, 1: disable
31	SIF ID	D, I, N	LSB of SIF slave address
32	MSSEL	D, I, U	SIF master/slave selection. 0: slave, 1: master
2	SCL	D, I/O	SIF clock
1	SDA	D, I/O	SIF data
10	POWERDN	D, I, N	Power down control, 0: power down, 1: active
17	RSET	A, I	Resistor to ground = 25 K Ω @ 48 MHz main clock,
			(or 50KΩ @ 24 MHz main clock)
8	RSTN	D, I, U	Chip reset, active low
48	DOUT[10]	D, I/O	Data output bit 10
47	DOUT[9]	D, I/O	Data output bit 9
46	DOUT[8]	D, I/O	Data output bit 8
45	DOUT[7]	D, O	Data output bit 7
44	DOUT[6]	D, I/O	Data output bit 6; if pulled up/down, the initial value of TIMING_CONTROL_LOW[2] (VSYNC polarity)
	D 07 (mr. 5)	7.7/0	is 1/0
43	DOUT[5]	D, I/O	Data output bit 5; if pulled up/down, the initial value
			of TIMING_CONTROL_LOW[1] (HSYNC polarity)
40	DOLITE/A1	D 1/0	is 1/0
40	DOUT[4]	D, I/O	Data output bit 4; if pulled up/down, the initial value
39	DOUT[3]	D, I/O	of AD_IDL[3] (Sub ID) is 1/0 Data output bit 3; if pulled up/down, the initial value
39	DO01[3]	D, 1/O	of AD_IDL[2] (Sub ID) is 1/0
38	DOUT[2]	D, I/O	Data output bit 2; if pulled up/down, the initial value
	D001[2]	D, 1/O	of AD IDL[1] (Sub ID) is 1/0
37	DOUT[1]	D, I/O	Data output bit 1; if pulled up/down, the initial value
	[-]	,	of AD_IDL[0] (Sub ID) is 1/0
36	DOUT[0]	D, I/O	Data output bit 0; if pulled up/down, the synchron-
			ization mode is in master/slave mode which requires
			HSYNC and VSYNC operating in output/input mode
3	HSYNC	D, I/O	Horizontal sync signal
5	VSYNC	D, I/O	Vertical sync signal
34	FLASH	D, O	Flash light control
15	RAMP	A, O	Analog ramp output
30,7	VDDA	P	Sensor analog power
29,9	GNDA	P	Sensor analog ground
19	VDDD	P	Sensor digital power
18	GNDD	P	Sensor digital ground
41,4	VDDK	P	Digital power
42,6	GNDK	P	Digital ground

Class Code: A – Analog signal, D – Digital signal, I – Input, O – Output, P – Power or ground, U – Internal pull-up, N – Internal pull-down

2. Functional Description

ICM-108B is a single-chip digital color imaging device. It includes a 1280x1024 sensor array, 1280 column-level ADC, and correlated double sampling circuitry. All the programmable parameters are set by writing into the SIF interface which can address the register file consisting of 8-bit registers. The output format is 10-bit raw data, together with horizontal and vertical sync signals.




Figure 1. Block diagram

2.1 Image Array

The image array consists of 1280x1024 pixels. Each pixel has a light sensitive photo diode and a set of control transistors. At the beginning of the cycle, a row of pixels is pre-charged to its maximum value. Then the row is exposed to light for several lines worth of time and sampled by the ADC. A "Correlated Double Sampling (CDS)" process is performed with subtracting the reset value (sampled right before sampling the signal) from the signal value. The purpose of CDS is to eliminate the point-wise fixed pattern noise (FPN). The output of CDS is approximately proportional to the amount of received light, ranging from 0 to 1023.

2.2 Color Filter

Each pixel is covered by a color filter. They form the Bayer Pattern as shown in Figure 2. (Row 0, Column 0) is covered by a Red filter, (Row 0, Column 1) and (Row 1, Column 0) by Green filters, and (Row 1, Column 1) by a Blue filter. Since each pixel only gets part of the frequency band, the data need further processing (i.e., color interpolation and color correction) in order to approximate the full visible spectrum.

R	G	R	G	R	G	R	G
G	В	G	В	G	В	G	В
R	G	R	G	R	G	R	G
G	В	G	В	G	В	G	В

Figure 2. Color filter Bayer pattern

2.3 Exposure and Gain Control

The brightness of the scene may change by a great amount that renders the captured image either over-exposed or under-exposed. To accommodate for different brightness, the user may change the exposure time by adjusting the AD_EXPOSE_TIMEH, and AD_EXPOSE_TIMEL. The exposure time is measured in terms of the time to read out one line of data, which is equal to 31.25 μ s (assuming the line length is 1500 @ 48 MHz). If the number of lines per frame is set at 1100 (the default), the exposure time can vary from 1 to 1100 lines. In addition, users can adjust registers AD_M1_L, AD_M1_H, AD_M2_L, AD_M2_H, AD_M3_L, AD_M3_H, AD_M4_L, AD_M4_H, to optimize the individual Gr/R/B/Gb gain (default at 3.8 format for 1/256 to 8) of the 4 Bayer pattern pixels separately.

2.4 Timing Control

Timing control is performed with programming a 32-entry wave table. Its content can be filled by external circuitry after power up if other than default values are desirable. Bits 19 to 11 are the control signals. Bits 10 to 0 are the change position. Whenever the change position equals the column counter, a new set of signal values are applied. Please see the Wave Table Programming section for details.



2.5 Output Format

During normal operation, the output format is 10-bit raw data that ranges from 0 to 1023. It may be used for off-chip color processing or compression. A typical configuration is to connect ICM-108B to a USB1, a USB2, or a 1394/Compression combo chip. At 30 fps, the PCLK and main clock are both operating at 48 MHz.

In addition to the data pins, the chip also output VSYNC, HSYNC, and PCLK. The length and polarity of VSYNC and HSYNC can be adjusted through registers. The line and frame timing can be adjusted through registers AD WIDTH and AD HEIGHT.

2.6 SIF Interface

Register programming is through SIF interface (SCL and SDA pins). The default 7-bit SIF device address is 0x20, meanwhile the last bit can be configured by the SIF ID pin. ICM-108B can operate in either SIF master mode or slave mode right after power up, depending on the pull-up or pull-down of the MSSEL pin. When MSSEL is pulled low during power-up, ICM-108B's SIF interface is operated as an SIF slave device, waiting to be controlled by an external SIF master such as a microprocessor. When MSSEL is pulled high during power-up, the SIF interface is first acting as an SIF master device trying to read from an external SIF EEPROM. After that, it will fall back to behave like an SIF slave.



3. SIF Registers

Address	Name	Default	Description
0x00	PART_CONTROL TIMING CONTROL LOW	0 0 0x0011	Processing control [0] 0: normal video mode, 1: single frame mode [1] Reserved [2] Exposure time control, writing a 1 will activate the new value set in AD_EXPOSE_TIME, when read back from it, 0 means either the exposure time change is finished (in video mode) or the entire frame is transmitted (in single frame mode), 1 means either the exposure time change is still in progress (in video mode) or the frame is yet to finish (in single frame mode) [3] 0: normal mode, 1:sub-sampling mode [6:4] Frame rate, 0: 30 fps 1: 15 fps 2: 10 fps 3: 5 fps 4: 4 fps 5: 3 fps 6: 2 fps 7: 1 fps [7] Latent change, writing a 1 means the changed latent registers now starts taking effect, when the entire operation is done, the read back value of this bit will change from 1 to 0. Timing control
0x01 0x02	TIMING_CONTROL_LOW TIMING_CONTROL_HIGH	OXOUTT	[0] Column count enable, set to 0 when filling wave table, set to 1 when normal operation [1] HSYNC polarity, 0: active low, 1: active high, the initial value is determined by DOUT[5] [2] VSYNC polarity, 0: active low, 1: active high, the initial value is determined by DOUT[6] [3] Auto dark correction enable [4] Timing select, 0: wave table timing, 1: default timing [6] Flash polarity, 0: active low, 1: active high [7] Blank polarity, 0: active low, 1: active high [8] IRST select, 0: from wave table, 1: from IRST_NUMBER register [10] Capture: when in single frame mode, writing a 1 here will start a frame capture [12] Out-of-array exposure pointer control, 0: point to row 1031, 1: point to row 1035 (a non-existent row) [13] Column stop, 0: sensor column counter stop at 1289 when exceeding real array, 1: sensor column counter keeps counting
0x0C	AD WIDTHL	0x05DC	[10:0] Frame width



0x0D	AD WIDTHH	(1500)	
0x0E	AD HEIGHTL	0x044C	[15:0] Frame height, should not be less than
0x0F	AD HEIGHTH	(1100)	AD ROW BEGIN + (1034)
0x10	AD COL BEGINL	0x0064	[10:0] Beginning of active line in terms of
0x11	AD COL BEGINH	(100)	column position
			[11] Mirror image enable
			[12] Up-down image enable
0x14	AD_ROW_BEGINL	0x000A	[15:0] Beginning of active frame in terms of row
0x15	AD_ROW_BEGINH	(10)	position
0x18	AD_HSYNC_ENDL	0x0040	[10:0] End of horizontal sync in terms of column
0x19	AD_HSYNC_ENDH	(64)	position
0x1A	AD_VSYNC_ENDL	0x0003	[15:0] End of vertical sync in terms of row
0x1B	AD_VSYNC_ENDH	(3)	position
0x1C	AD_EXPOSE_TIMEL	0x044B	[15:0] Exposure time in terms of number of rows
0x1D	AD_EXPOSE_TIMEH	(1099)	
0x20	AD_M1_L	0x100	[10:0] Gain coefficient (Gr), in unsigned 3.8
0x21	AD_M1_H	(256)	(default) format
0x22	AD_M2_L	0x100	[10:0] Gain coefficient (R), in unsigned 3.8
0x23	AD_M2_H	(256)	(default) format
0x24	AD_M3_L	0x100	[10:0] Gain coefficient.(B), in unsigned 3.8
0x25	AD_M3_H	(256)	(default) format
0x26	AD_M4_L	0x100	[10:0] Gain coefficient.(Gb), in unsigned 3.8
0x27	AD_M4_H	(256)	(default) format
0x40	AD_DARK_DATA_L	0	[9:0] When auto dark correction is disabled, serve
0X41	AD_DARK_DATA_H		as the subtrahend for dark correction
0x42	AD_HighLimit	3FF	[9:0] Apply dead pixel removal algorithm only to
0x43		(1023)	those pixel above HighLimit
0x44	AD_LowLimit	0	[9:0] Apply dead pixel removal algorithm only to
0x45			those pixel below LowLimit
0x52	AD_INOUTSEL	0	[4:0] Output format
			0: default, unsigned 3.8 format
			1: default, unsigned 4.7 format
			2: default, unsigned 5.6 format
			3: default, unsigned 6.5 format
			0-7: 10-bit raw data
			8: control signals
			9: row address
			10: column address
			11: dead pixel removal algorithm enable
			12: sub-sampling data output (1/16 format)
			13: sub-sampling data output (1/4 format)
0.72	10.01100000		14-31: Reserverd
0x53	AD_RAMPSEL	0	reserved
0x54	AD_DSRSTL	0x0000	[10:0] Reserverd
0x55	AD_DSRSTH	(0)	
0x56	AD_DSDATAL	0x07D0	[10:0] Reserverd
0x57	AD_DSDATAH	(2000)	FOOLG LID D. 10 DOVER 13
0x82	AD_IDL	0x9080	[3:0] Sub ID, Read from pins DOUT[4:1] during
0x83	AD_IDH	(36992)	reset
			[15:4] Device ID, default 0x908, can be
0-04	AD ELACH DECDI	0-0404	configured using SIF
0x84	AD_FLASH_BEGINL	0x040A	[15:0] Flash light begin position in terms of rows
0x85	AD_FLASH_BEGINH	(1034)	



0x86	AD_FLASH_ENDL	0x041E	[15:0] Flash light end position in terms of rows
0x87	AD_FLASH_ENDH	(1054)	
0x88	AD_BWIDTH_BEGINL	0x0068	[10:0] Blank begin in terms of columns
0x89	AD_BWIDTH_BEGINH	(104)	
0x8A	AD_BWIDTH_ENDL	0x0567	[10:0] Blank end in terms of columns/ need [10:0]
0x8B	AD_BWIDTH_ENDH	(1383)	
0x8C	AD_BHEIGHT_BEGINL	0x000E	[15:0] Blank begin in terms of rows
0x8D	AD_BHEIGHT_BEGINH	(14)	
0x8E	AD_BHEIGHT_ENDL	0x040D	[15:0] Blank end in terms of rows
0x8F	AD_BHEIGHT_ENDH	(1037)	
0x90	AD_RSTSEL	0x40	[7:6] RSTL voltage select
0x91	AD SLOPEREG	0x8A	[3:0] Slope rate select, larger value means steeper
	_	(138)	ramp slope, resulting in smaller ADC conversion
			gain. The slope at [1111] is about 2x over [0000].
			[7:4] Slope begin voltage select
0x93	AD SUBPH PULSE	0x10	Reserved
		(16)	
0x94	AD BITCONTROL	C0	Reserved
0x97	AD WT BEGINL	0	Reserved
0x98	AD WT BEGINH		110001,000
0x99	AD WT ENDL	0x07F8	Reserved
0x9A	AD WT ENDH	(2040)	ROSOTVOG
0x9B	AD SUB EN TIMEL	0x05BE	Reserved
0x9C	AD SUB EN TIMEH	(1470)	ROSCIVEG
0xA1	AD WIDTHL C	0x05DC	[10:0] Current frame width, read only
0xA1 0xA2	AD_WIDTHL_C AD_WIDTHH_C	(1500)	[10.0] Current frame width, read only
0xA2	AD HEIGHTL C	0x044C	[15:0] Current frame height, read only
0xA3 0xA4	AD_HEIGHTE_C AD_HEIGHTH_C	(1100)	[13.0] Current frame neight, read only
0xA4	AD_COL_BEGINL_C	0x0064	[10:0] Current column beginning position, read
0xA5 0xA6	AD_COL_BEGINE_C AD_COL_BEGINE_C	(100)	only
0xA0	AD ROW BEGINL C	0x000A	[10:0] Current row beginning position, read only
0xA7 0xA8	AD_ROW_BEGINE_C AD_ROW_BEGINE_C	(10)	[10.0] Current row beginning position, read only
0xA9	AD HSYNC ENDL C	0x0040	[10:0] Current HSync end position, read only
0xA9 0xAA	AD_HSYNC_ENDL_C AD_HSYNC_ENDH_C	(64)	[10.0] Current risync end position, read only
		0x0003	[15:0] Current VSync end position, read only
0xAB	AD_VSYNC_ENDL_C		[15:0] Current v Sync end position, read only
0xAC	AD_VSYNC_ENDH_C	(3)	[7.0] C
0xAD	AD_PART_CONTROL_C	0x00	[7:0] Current part control setting, read only
0-45	AD WE DECIMI C	(0)	[10.0] C
0xAE	AD_WT_BEGINL_C	0	[10:0] Current wave table beginning point, read
0xAF	AD_WT_BEGINH_C	00750	only
0xB0	AD_WT_ENDL_C	0x07F8	[10:0] Current wave table end point, read only
0xB1	AD_WT_ENDH_C	(2040)	[AO] DI Laguing Con ADC 1 1 E
0xB4	AD_PLL	0x07	[4:0] PLL setting for ADC clock. For example, at
			6 MHz input, selection of [00011] will run system
			ADC clock at 24MHz. Note: maximum ADC
			clock is 96MHz for 30 fps operation.
			00000: x1 for PLL
			00001: x2 for PLL
			000111: x4 for PLL
			001111: x8 for PLL
0-D(AD E MAY ADDDI	0-0400	01111: x16 for PLL
0xB6	AD_F_MAX_ADDRL	0x0409	Reserved for debugging up_down image purpose
0xB7	AD_F_MAX_ADDRH	(1033)	



0xB8	AD_F_OVERL	0x040A	Reserved for debugging up_down image purpose
0xB9	AD_F_OVERH	(1034)	
0xBA	AD_F_LIMITAL	0x040B	Reserved for debugging up_down image purpose
0xBB	AD_F_LIMITAH	(1035)	
0xBC	AD_F_LIMITBL	2(2)	Reserved for debugging up_down image purpose
0xBD	AD_F_LIMITBH		
0xBE	AD F LIMITCL	0x040A	Reserved for debugging up down image purpose
0xBF	AD_F_LIMITCH	(1034)	
0xC0	AD COL DEAD0L	07FF	Dead pixel #0 address
0xC1	AD COL DEAD0H	07FF	
0xC2	AD ROW DEAD0L		A total of 12 pixels
0xC3	AD ROW DEAD0H		
0xC4	AD COL DEAD1L	07FF	Dead pixel #1 address
0xC5	AD COL DEAD1H	07FF	
0xC6	AD ROW DEAD1L		
0xC7	AD ROW DEAD1H		
0xC8	AD COL DEAD2L	07FF	Dead pixel #2 address
0xC9	AD COL DEAD2H	07FF	
0xCA	AD ROW DEAD2L		
0xCB	AD ROW DEAD2H		
0xCC	AD COL DEAD3L	07FF	Dead pixel #3 address
0xCD	AD COL DEAD3H	07FF	Boud pixer no address
0xCE	AD ROW DEAD3L	0/11	
0xCF	AD ROW DEAD3H		
0xD0	AD COL DEAD4L	07FF	Dead pixel #4 address
0xD0 0xD1	AD COL DEAD4H	07FF	Dead pixel "4 address
0xD1	AD ROW DEAD4L	0/11	
0xD3	AD ROW DEAD4H		
0xD4	AD COL DEAD5L	07FF	Dead pixel #5 address
0xD5	AD COL DEAD5H	07FF	Down philot we dudiess
0xD6	AD ROW DEAD5L	0,11	
0xD7	AD_ROW_DEAD5H		
0xD8	AD COL DEAD6L	07FF	Dead pixel #6 address
0xD9	AD COL DEAD6H	07FF	Dead piner no address
0xDA	AD ROW DEAD6L	0,11	
0xDB	AD ROW DEAD6H		
0xDC	AD COL DEAD7L	07FF	Dead pixel #7 address
0xDC 0xDD	AD COL DEAD7H	07FF	Z dan piner ii i dadiebb
0xDE	AD ROW DEAD7L	0/11	
0xDE 0xDF	AD ROW DEAD7H		
0xE0	AD COL DEAD8L	07FF	Dead pixel #8 address
0xE0	AD COL DEAD8H	07FF	Dead piner no address
0xE1	AD ROW DEAD8L	0/11	
0xE2 0xE3	AD_ROW_DEAD8H		
0xE3	AD COL DEAD9L	07FF	Dead pixel #9 address
0xE4 0xE5	AD_COL_DEAD9H	07FF	Dead piλei π / addiess
0xE6	AD ROW DEAD9L	0/11	
0xE0 0xE7	AD_ROW_DEAD9H		
0xE7	AD_ROW_DEAD9H AD_COL_DEAD10L	07FF	Dead pixel #10 address
0xE8	AD COL DEADIOL AD COL DEADIOH	07FF	Dead pixel #10 address
0xE9 0xEA	AD ROW DEAD10L	0/11	
0xEA 0xEB	AD_ROW_DEAD10H		
0xEG		07FF	Dead pixel #11 address
UXEC	AD_COL_DEAD11L	U/IT	Deau pixel #11 address



0xED	AD_COL_DEAD11H	07FF	
0xEE	AD_ROW_DEAD11L		
0xEF	AD_ROW_DEAD11H		



4. Electrical Characteristics

4.1 DC Characteristics

Cb - l	D		TT24		
Symbol	Parameter	Minimum	Rating Typical	Maximum	Unit
V _{CCA}	Absolute	-0.3		3.8	V
	Power				
	Supply				
V_{INA}	Absolute	-0.3		$V_{CC} + 0.3$	V
	Input				
	Voltage				
V_{OUTA}	Absolute	-0.3		$V_{CC} + 0.3$	V
	Output				
	Voltage				
T_{STG}	Storage	0	25	65	°C
	Temperature				
V _{CC} Digital	Operating	3.0	3.3	3.6	V
(V_{CC})	Power				
Analog)	Supply				
V _{IN}	Operating	0		V _{CC}	V
* IIN	Input			, , ,	,
	Voltage				
T _{OPR}	Operating	0	25	55	°C
	Temperature				
I_{DD}	Operating		100		mA
	Current @				
	$V_{CC}=3.3 \text{ V},$				
	25 °C				
$ m I_{IL}$	Input Low	-1		1	μΑ
	Current				·
$I_{ m IH}$	Input High	-1		1	μΑ
	Current				-
I_{OZ}	Tri-state	-10		10	μA
	Leakage				
	Current				
C_{IN}	Input		3		pF
	Capacitance				
C_{OUT}	Output		3		pF
	Capacitance		1		
C_{BID}	Bi-		3		pF
	directional				




	D 00	<u> </u>			1
	Buffer				
	Capacitance				
$V_{ m IL}$	Input Low			0.3 * V _{CC}	V
	Voltage				
$V_{\rm ILS}$	Schmitt		1.1		V
	Input Low				
	Voltage				
V _{IH}	Input High	0.7 * V _{CC}			V
	Voltage				
V_{IHS}	Schmitt		1.8		V
	Input High				
	Voltage				
$V_{ m OL}$	Output Low			0.4	V
	Voltage				
V_{OH}	Output High	2.4			V
	Voltage				
$R_{ m L}$	Input Pull-		50		ΚΩ
	up/down				
	Resistance				




4.2 Timing

4.2.1 MegaPixel Mode






4.2.2 Sub-sampling Quarter (1/4) Mega Pixel Mode





4.2.3 Sub-sampling Quarter-Quarter (1/16) Mega Pixel Mode





4.3 Pixel Clock Duty Cycle


In different frame rate mode (controlled by PART_CONTROL [6:4]), the duty cycle (high time / clock period) of the PCLK signal is described in the following table:

Frame Rate	Duty Cycle
30	50.0%
15	50.0%
10	50.0%
5	50.0%
4	53.3%
3	50.0%
2	50.0%
1	50.0%

4.4 Default Wavetable Timing

The following timing diagram is used when bit 4 of register TIMING_CONTROL_LOW is set at 1. If it is set at 0, wave table is used instead.

Wavetable Timing





5 Mechanical Information




Figure 3. P Type 14 x 14 mm Plastic LCC48 Packaging



6 Ordering Information

Part number for 108B Sensor:

Description	Part Number
Color 1.3 mega pixel resolution sensor in P Type plastic LCC 48 packaged	ICM-108Bpa

IC Media Corporation

545 East Brokaw Road San Jose, CA 95112, U.S.A. Phone: (408) 451-8838 Fax: (408) 451-8839

Email: Sales@IC-Media.Com Web Site: <u>www.ic-media.com</u>

IC Media Technology Corporation

6F, No. 61, ChowTze Street., NeiHu District

Taipei, Taiwan, R.O.C. Phone: 886-2-2657-7898 Fax: 886-2-2657-8751

Email: Sales@IC-Media.Com.tw Web Site: www.ic-media.com.tw