TLE4678

Low Drop Out Linear Voltage Regulator 5 V Fixed Output Voltage

Automotive Power





Table of Contents

Table of Contents

| 1 | Overview 3 |
|-------------------------------|---|
| 2 | Block Diagram |
| 3.1 3.2 3.3 3.4 | Pin Configuration5Pin Assignment PG-DSO-145Pin Definitions and Functions PG-DSO-145Pin Assignment PG-SSOP-146Pin Definitions and Functions PG-SSOP-147 |
| 4 4.1 4.2 4.3 | General Product Characteristics8Absolute Maximum Ratings8Functional Range9Thermal Resistance10 |
| 5 5.1 5.2 5.3 | Voltage Regulator11Description Voltage Regulator11Electrical Characteristics Voltage Regulator12Typical Performance Characteristics Voltage Regulator13 |
| 6 6.1 6.2 | Current Consumption15Electrical Characteristics Current Consumption15Typical Performance Characteristics Current Consumption16 |
| 7 7.1 7.2 7.3 | Reset Function17Description Reset Function17Electrical Characteristics Reset Function20Typical Performance Characteristics Reset Function21 |
| 8 8.1 8.2 8.3 | Watchdog Function22Description22Electrical Characteristics Watchdog Function25Typical Performance Characteristics Standard Watchdog Function27 |
| 9 | Package Outlines |
| 10 | Revision History |



Low Drop Out Linear Voltage Regulator 5 V Fixed Output Voltage

TLE4678







1 Overview

Features

- Output Voltage 5 V ± 2%
- Current Capability 200 mA
- Ultra Low Current Consumption
- · Very Low Dropout Voltage
- Watchdog Circuit for Monitoring a Microprocessor with Programmable Load-dependent Activating Threshold
- Reset Circuit Sensing the Output Voltage with Programmable Switching Threshold and Delay Time
- Reset Output Active Low Down to $V_{\rm Q}$ = 1 V
- Separated Reset and Watchdog Output
- Excellent Line Transient Robustness
- Maximum Input Voltage -42 V ≤ V₁ ≤ +45 V
- · Reverse Polarity Protection
- · Short Circuit Protected
- · Overtemperature Shutdown
- Automotive Temperature Range -40 °C ≤ T_i ≤ 150 °C
- Available in a small thermally enhanced PG-SSOP-14 package
- Green Product (RoHS Compliant)
- AEC Qualified



PG-DSO-14



PG-SSOP-14

Description

The TLE4678 is a monolithic integrated low dropout fixed output voltage regulator for loads up to 200 mA. An input voltage of up to 45 V is regulated to an output voltage of 5 V. The integrated reset and watchdog function, as well as several protection circuits, combined with a wide operating temperature range offered by the TLE4678 make it suitable for supplying microprocessor systems in automotive environments.

The watchdog circuitry will be disabled in case the output current drops below a programmable threshold, enabling a microcontroller to switch in stand-by mode. Modifying the reset threshold is possible by an optional resistor divider.

The TLE4678 is available in a PG-DSO-14 package which makes it pin-compatible to the TLE4278 as well as in a small thermally enhanced PG-SSOP-14 exposed pad package.

| Туре | Package | Marking | | |
|-----------|------------|-----------|--|--|
| TLE4678GM | PG-DSO-14 | TLE4678GM | | |
| TLE4678EL | PG-SSOP-14 | TLE4678 | | |

Datasheet 3 Rev. 1.1, 2009-08-27



Block Diagram

2 Block Diagram

For details on the circuit blocks see the respective section in this datasheet.




Figure 1 Block Diagram and Simplified Application Circuit



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment PG-DSO-14




Figure 2 Pin Assignment PG-DSO-14 Package

3.2 Pin Definitions and Functions PG-DSO-14

| Pin | Symbol | Function |
|------------|--------|---|
| 1 | WO | Watchdog Output |
| | | Open collector output with an internal pull-up resistor to the output Q. |
| | | An additional external pull-up resistor to the output Q is optional. |
| | | Leave open if the watchdog function is not needed. |
| 2 | WADJ | Watchdog Activating Threshold Adjust |
| | | An external resistor to GND determines the watchdog activating threshold. |
| | | Connect directly to GND for disabling the watchdog. |
| | | Connect directly to GND if the watchdog function is not needed. |
| | | Connect to output Q via 270 $k\Omega$ resistor for permanently activating the watchdog. |
| 3, 4, 5, | GND | IC Ground |
| 10, 11, 12 | | Interconnect the GND pins on PCB. |
| | | Connect to heat sink area. |
| 6 | D | Reset Delay and Watchdog Timing |
| | | Connect a ceramic capacitor D (pin 6) to GND for reset delay and watchdog timing |
| | | adjustment. |
| | | Leave only open if both, the reset and the watchdog function are not needed. |
| 7 | RADJ | Reset Switching Threshold Adjust |
| | | For reset threshold adjustment connect to a voltage divider from output Q to GND. |
| | | For triggering the reset at the internally determined threshold, connect this pin directly to |
| | | GND. |
| | | Connect directly to GND if the reset function is not needed. |



Pin Configuration

| Pin | Symbol | Function |
|-----|--------|---|
| 8 | WI | Watchdog Input Positive edge triggered input, usable for microcontroller monitoring. Connect to GND if the watchdog function is not needed. |
| 9 | Q | 5 V Regulator Output Block to GND with a capacitor close to the IC pins, respecting capacitance and ESR requirements given in the Chapter 4.2 Functional Range . |
| 13 | I | Regulator Input and IC Supply For compensating line influences, a capacitor to GND close to the IC pins is recommended. |
| 14 | RO | Reset Output Open collector output with an internal pull-up resistor to the output Q. An additional external pull-up resistor to the output Q is optional. Leave open if the reset function is not needed. |

3.3 Pin Assignment PG-SSOP-14




Figure 3 Pin Assignment PG-SSOP-14 Package



Pin Configuration

3.4 Pin Definitions and Functions PG-SSOP-14

| Pin | Symbol | Function |
|----------|--------|---|
| 1 | WO | Watchdog Output |
| | | Open collector output with an internal pull-up resistor to the output Q. |
| | | An additional external pull-up resistor to the output Q is optional. |
| | | Leave open if the watchdog function is not needed. |
| 3 | WADJ | Watchdog Activating Threshold Adjust |
| | | An external resistor to GND determines the watchdog activating threshold. |
| | | Connect directly to GND for disabling the watchdog. |
| | | Connect directly to GND if the watchdog function is not needed. |
| - | | Connect to output Q via 270 $k\Omega$ resistor for permanently activating the watchdog. |
| 4 | GND | IC Ground |
| | | Interconnect with the exposed pad and heatsink area on PCB. |
| 5 | D | Reset Delay and Watchdog Timing |
| | | Connect a ceramic capacitor D (pin 6) to GND for reset delay and watchdog timing |
| | | adjustment. |
| - | | Leave only open if both, the reset and the watchdog function are not needed. |
| 7 | RADJ | Reset Switching Threshold Adjust |
| | | For reset threshold adjustment connect to a voltage divider from output Q to GND. |
| | | For triggering the reset at the internally determined threshold, connect this pin directly to |
| | | GND. |
| | | Connect directly to GND if the reset function is not needed. |
| 8 | WI | Watchdog Input |
| | | Positive edge triggered input, usable for microcontroller monitoring. |
| | | Connect to GND if the watchdog function is not needed. |
| 10 | Q | 5 V Regulator Output |
| | | Block to GND with a capacitor close to the IC pins, respecting capacitance and ESR |
| | | requirements given in the Chapter 4.2 Functional Range. |
| 12 | I | Regulator Input and IC Supply |
| | | For compensating line influences, a capacitor to GND close to the IC pins is |
| | | recommended. |
| 14 | RO | Reset Output |
| | | Open collector output with an internal pull-up resistor to the output Q. |
| | | An additional external pull-up resistor to the output Q is optional. |
| - | | Leave open if the reset function is not needed. |
| 2, 6, 9, | n. c. | Internally not connected |
| 11, 13, | | Connection to GND on PCB recommended. |
| Expose | d pad | Connect to heat sink area on PCB. Interconnect with GND. |
| | | |



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Pos. | Parameter | Symbol | Lin | nit Values | Unit | Conditions |
|---------|---|------------------------|------|--------------|------|--|
| | | | Min. | Max. | | |
| Voltage | Rating | | | ' | | |
| 4.1.1 | Regulator Input and IC Supply I | V_1 | -42 | 45 | V | - |
| 4.1.2 | Regulator Output Q | V_{Q} | -1 | 7 | V | _ |
| 4.1.3 | Reset Output RO | V_{RO} | -0.3 | 7 | V | _ |
| 4.1.4 | Reset Delay and Watchdog Timing D | V_{D} | -0.3 | 7 | V | - |
| 4.1.5 | Reset Switching Threshold Adjust RADJ | V_{RADJ} | -0.3 | 7 | V | - |
| 4.1.6 | Watchdog Input WI | V_{WI} | -0.3 | 7 | V | _ |
| 4.1.7 | Watchdog Output WO | V_{WO} | -0.3 | 7 | V | _ |
| 4.1.8 | Watchdog Activating Threshold Adjust WADJ | V_{WADJ} | -0.3 | 7 | V | - |
| Temper | ature | | | | | |
| 4.1.9 | Junction Temperature | T_{i} | -40 | 150 | °C | _ |
| 4.1.10 | Storage Temperature | T_{stg} | -55 | 150 | °C | _ |
| ESD Su | sceptibility | | | | | |
| 4.1.11 | ESD Resistivity | $V_{\mathrm{ESD,HBM}}$ | -3 | 3 | kV | Human Body Model ²⁾ Pin 13 (Input) only. |
| 4.1.12 | | | -2 | 2 | kV | Human Body Model ²⁾ All pins except pin 13 (Input) |
| 4.1.13 | | $V_{\mathrm{ESD,CDM}}$ | -1 | 1 | kV | Charged Device Model 3) |

¹⁾ Not subject to production test, specified by design.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

²⁾ ESD susceptibility, Human Body Model "HBM" according to EIA/JESD 22-A114B.

³⁾ ESD susceptibility, Charged Device Model "CDM" according to EIA/JESD22-C101 or ESDA STM5.3.1.



General Product Characteristics

4.2 Functional Range

| Pos. | Parameter | Symbol | Limit | Values | Unit | Conditions |
|-------|--|-------------------|--------------------|--------|------|--|
| | | | Min. | Max. | | |
| 4.2.1 | Input Voltage Range for Normal Operation | $V_{I(nor)}$ | V_{Q} + V_{dr} | 45 | V | 1) |
| 4.2.2 | Extended Input Voltage Range | $V_{I(ext)}$ | 3.3 | 45 | V | 2) |
| 4.2.3 | Input Voltage Transient Immunity | dV_I/dt | -10 | 20 | V/µs | $dV_I \le 10 \text{ V}; V_I > 9 \text{ V};$ No trigger of WO, RO. ³⁾ |
| 4.2.4 | Junction Temperature | T_{j} | -40 | 150 | °C | _ |
| 4.2.5 | Output Capacitor | C_{Q} | 10 | | μF | _4) |
| 4.2.6 | Requirements | ESR _{CQ} | _ | 3 | Ω | _5) |

- 1) For specification of the output voltage $V_{\rm Q}$ and the dropout voltage $V_{\rm dr}$, see Chapter 5 Voltage Regulator.
- 2) The output voltage $V_{\rm Q}$ will follow the input voltage, but is outside the specified range. For details see Chapter 5 Voltage Regulator.
- 3) Transient measured directly at the input pin. Not subject to production test, specified by design.
- 4) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%.
- 5) Relevant ESR value at f = 10 kHz.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



General Product Characteristics

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

| Pos. | Parameter | Symbol | 1 | Limit Val | ues | Unit | Conditions |
|--------|----------------------------|----------------------|------|-----------|------|----------|---|
| | | | Min. | Тур. | Max. | | |
| TLE46 | 78GM (PG-DSO-14) | | - 1 | 1 | " | <u> </u> | |
| 4.3.1 | Junction – Soldering Point | R_{thJSP} | _ | 27 | _ | K/W | Pins 3 - 5 and 10 - 12 fixed to $T_{\rm A}^{-1}$ |
| 4.3.2 | Junction – Ambient | R_{thJA} | _ | 104 | _ | K/W | Footprint only 1) 2) |
| 4.3.3 | - | | _ | 73 | _ | K/W | 300 mm ² PCB heatsink area ^{1) 2)} |
| 4.3.4 | | | _ | 65 | _ | K/W | 600 mm ² PCB heatsink area ^{1) 2)} |
| 4.3.5 | | | _ | 63 | _ | K/W | 2s2p PCB 1) 3) |
| TLE46 | 78EL (PG-SSOP-14) | | - 1 | 1 | " | <u> </u> | |
| 4.3.6 | Junction to Case | R_{thJC} | _ | 10 | _ | K/W | _ 1) |
| 4.3.7 | Junction to Ambient | R_{thJA} | _ | 140 | _ | K/W | Footprint only 1) 2) |
| 4.3.8 | | | _ | 63 | _ | K/W | 300mm ² PCB heatsink area ^{1) 2)} |
| 4.3.9 | | | _ | 53 | _ | K/W | 600mm ² PCB heatsink area ^{1) 2)} |
| 4.3.10 | | | _ | 47 | _ | K/W | 2s2p PCB 1) 3) |

¹⁾ Not subject to prodution test; specified by design.

²⁾ Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 1 copper layer (1 x 70µm Cu).

³⁾ Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.



5 Voltage Regulator

5.1 Description Voltage Regulator

The output voltage $V_{\rm Q}$ is controlled by comparing a portion of it to an internal reference and driving a PNP pass transistor accordingly. Saturation control as a function of the load current prevents any oversaturation of the pass element. The control loop stability depends on the output capacitor $C_{\rm Q}$, the load current, the chip temperature and the poles/zeros introduced by the integrated circuit. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the table "Functional Range" on Page 9 have to be maintained. For details see also the typical performance graph "Output Capacitor Series Resistor $ESR_{\rm CQ}$ vs. Output Current $I_{\rm Q}$ ". Also, the output capacitor shall be sized to buffer load transients.

An input capacitor C_1 is not needed for the control loop stability, but recommended to buffer line influences. Connect the capacitors close to the IC terminals.

Protection circuitry prevent the IC as well as the application from destruction in case of catastrophic events. These safeguards contain output current limitation, reverse polarity protection as well as thermal shutdown in case of overtemperature.

In order to avoid excessive power dissipation that could never be handled by the pass element and the package, the maximum output current is decreased at input voltages above V_1 = 22 V.

The thermal shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled down, the regulator restarts. This leads to an oscillatory behaviour of the output voltage until the fault is removed. However, a junction temperature above 150 °C is outside the maximum rating and therefore reduces the IC lifetime.

The TLE4678 allows a negative supply voltage. However, several small currents are flowing into the IC increasing its junction temperature. This has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity condition.




Figure 4 Block Diagram Voltage Regulator Circuit




Figure 5 Output Voltage vs. Input Voltage



5.2 Electrical Characteristics Voltage Regulator

Electrical Characteristics: Voltage Regulator

 $V_{\rm I}$ = 13.5 V, $T_{\rm i}$ = -40 °C to +150 °C,

all voltages with respect to ground, direction of currents as shown in Figure 4 (unless otherwise specified)

| Pos. | Parameter | Symbol | | Limit Val | ues | Unit | Conditions |
|--------|---|-----------------------------------|------|-----------|------|------|---|
| | | | Min. | Тур. | Max. | | |
| 5.2.1 | Output Voltage | V_{Q} | 4.9 | 5.0 | 5.1 | V | 0 mA $\leq I_{\rm Q} \leq$ 200 mA; 8 V $\leq V_{\rm I} \leq$ 18 V |
| 5.2.2 | | | | | | | 0 mA $\leq I_{\rm Q} \leq$ 150 mA; 6 V $\leq V_{\rm I} \leq$ 18 V |
| 5.2.3 | | | | | | | 0 mA $\leq I_{\rm Q} \leq$ 100 mA; 18 V $\leq V_{\rm I} \leq$ 32 V $T_{\rm j} \leq$ 105 °C ^{1) 2)} |
| 5.2.4 | | | | | | | 0 mA $\leq I_Q \leq$ 10 mA; 32 V $\leq V_1 \leq$ 45 V $T_j \leq$ 105 °C ^{1) 2)} |
| 5.2.5 | | | | | | | 0.3 mA $\leq I_{\rm Q} \leq$ 100 mA; 18 V $\leq V_{\rm I} \leq$ 32 V ¹⁾ |
| 5.2.6 | | | | | | | 0.3 mA $\leq I_{\rm Q} \leq$ 10 mA; 32 V $\leq V_{\rm I} \leq$ 45 V ¹⁾ |
| 5.2.7 | Load Regulation steady-state | $ \mathrm{d}V_{\mathrm{Q,load}} $ | _ | 5 | 30 | mV | $I_{\rm Q}$ = 1 mA to 150 mA; $V_{\rm I}$ = 6 V |
| 5.2.8 | Line Regulation steady-state | $ \mathrm{d}V_{\mathrm{Q,line}} $ | _ | 5 | 20 | mV | $V_{\rm I}$ = 6 V to 32 V; $I_{\rm Q}$ = 5 mA |
| 5.2.9 | Power Supply Ripple Rejection | PSRR | 60 | 65 | _ | dB | f_{ripple} = 100 Hz; V_{ripple} = 1 Vpp ²⁾ |
| 5.2.10 | Dropout Voltage | V_{dr} | _ | 90 | 200 | mV | $I_{\rm Q}$ = 50 mA ³⁾ |
| 5.2.11 | $V_{dr} = V_{I} - V_{Q}$ | | _ | 165 | 350 | mV | $I_{\rm Q}$ = 150 mA $^{3)}$ |
| 5.2.12 | Output Current Limitation | $I_{Q,max}$ | 201 | 350 | 500 | mA | $0 \text{ V} \le V_{Q} \le 4.8 \text{ V}$ |
| 5.2.13 | Reverse Current | I_{Q} | -1.5 | -0.7 | _ | mA | $V_{\rm I}$ = 0 V; $V_{\rm Q}$ = 5 V |
| 5.2.14 | Reverse Current | I_{I} | -2 | -1 | _ | mA | $V_{\rm I}$ = -16 V; $V_{\rm Q}$ = 0 V |
| 5.2.15 | at Negative Input Voltage | | -5 | -3 | _ | mA | $V_{\rm I}$ = -42 V; $V_{\rm Q}$ = 0 V |
| 5.2.16 | Overtemperature Shutdown Threshold | $T_{j,sd}$ | 151 | _ | 200 | °C | $T_{\rm j}$ increasing $^{2)}$ |
| 5.2.17 | Overtemperature Shutdown Threshold Hysteresis | $T_{j,hy}$ | - | 20 | - | K | $T_{\rm j}$ decreasing ²⁾ |

¹⁾ See typical performance graph for details.


²⁾ Parameter not subject to production test; specified by design.

³⁾ Measured when the output voltage $V_{\rm Q}$ has dropped 100 mV from its nominal value.




5.3 Typical Performance Characteristics Voltage Regulator


Output Voltage V_{Q} vs. Junction Temperature T_{i}



Output Capacitor Series Resistor $ESR_{\rm CQ}$ vs. Output Current $I_{\rm Q}$




Output Current Limitation $I_{\rm Q,max}$ vs. Input Voltage $V_{\rm I}$







Dropout Voltage V_{dr} vs. Output Current I_{Q}




Dropout Voltage $V_{ m dr}$ vs. Junction Temperature $T_{ m i}$



Reverse Output Current $I_{\rm Q}$ vs. Output Voltage $V_{\rm Q}$



Reverse Current $I_{\rm I}$ vs. Input Voltage $V_{\rm I}$



Current Consumption

6 Current Consumption

6.1 Electrical Characteristics Current Consumption

Electrical Characteristics: Current Consumption

 $V_{\rm I}$ = 13.5 V, $T_{\rm i}$ = -40 °C to +150 °C,

all voltages with respect to ground, direction of currents as shown in Figure 6 (unless otherwise specified).

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Conditions |
|-------|---|----------|--------------|------|------|------|---|
| | | | Min. | Тур. | Max. | | |
| 6.1.1 | Current Consumption Watchdog Deactivated | I_{q1} | - | 60 | 80 | μΑ | $I_{\rm Q} \le$ 200 μ A; $T_{\rm j} \le$ 25 °C Watchdog deactivated |
| 6.1.2 | $I_{q} = I_{l} - I_{Q}$ | | - | 70 | 85 | μΑ | $I_{\rm Q} \le$ 200 μ A; $T_{\rm j} \le$ 85 °C Watchdog deactivated |
| 6.1.3 | Current Consumption $I_q = I_l - I_Q$ | I_{q2} | - | 110 | 130 | μΑ | $I_{\rm Q} \le$ 2 mA; $T_{\rm j} \le$ 25 °C Watchdog activated |
| 6.1.4 | | | - | 120 | 135 | μΑ | $I_{\rm Q}$ \leq 2 mA; $T_{\rm j}$ \leq 85 °C Watchdog activated |
| 6.1.5 | | | _ | 1 | 2 | mA | $I_{\rm Q}$ = 50 mA |
| 6.1.6 | | | _ | 5.5 | 8 | mA | $I_{\rm Q}$ = 150 mA |





Figure 6 Parameter Definition




Current Consumption

6.2 Typical Performance Characteristics Current Consumption


Current Consumption $I_{\rm q}$ vs. Junction Temperature $T_{\rm i}$




Current Consumption $I_{\rm q}$ vs. Output Current $I_{\rm Q}$



Current Consumption $I_{\rm q}$ vs. Junction Temperature $T_{\rm i}$



Current Consumption $I_{\mathbf{q}}$ vs. Input Voltage $V_{\mathbf{l}}$





7 Reset Function

7.1 Description Reset Function

The reset function provides several features:

Output Undervoltage Reset:

An output undervoltage condition is indicated by setting the Reset Output "RO" to "low". This signal might be used to reset a microcontroller during low supply voltage.

Power-On Reset Delay Time

The power-on reset delay time $t_{\rm d,PWR-ON}$ allows a microcontroller and oscillator to start up. This delay time is the time period from exceeding the upper reset switching threshold $V_{\rm RT,hi}$ until the reset is released by switching the reset output "RO" from "low" to "high". The power-on reset delay time $t_{\rm d,PWR-ON}$ is defined by an external delay capacitor $C_{\rm D}$ connected to pin "D" which is charged up by the delay capacitor charge current $I_{\rm D,ch}$ starting from $V_{\rm D}$ = 0 V.

In case a power-on reset delay time $t_{d,PWR-ON}$ different from the value for C_D = 100nF is required, the delay capacitor's value can be derived from the specified value given in Item 7.2.15:

$$C_{\rm D} = 100 \text{nF} \times t_{\rm d,PWR-ON} / t_{\rm d,PWR-ON,100 \text{nF}}$$
 (1)

with

- t_{d.PWR-ON}: Desired power-on reset delay time
- $t_{d,PWR-ON,100nF}$: Power-on reset delay time specified in Item 7.2.15
- C_D: Delay capacitor required.

The formula is valid for $C_D \ge 10$ nF. For precise timing calculations consider also the delay capacitor's tolerance.

Undervoltage Reset Delay Time

Unlike the power-on reset delay time, the undervoltage reset delay time $t_{\rm d}$ considers a short output undervoltage event where the delay capacitor $C_{\rm D}$ is assumed to be discharged to $V_{\rm D}$ = $V_{\rm DST,lo}$ only before the charging sequence starts. Therefore, the undervoltage reset delay time $t_{\rm d}$ is defined by the delay capacitor charge current $I_{\rm D,ch}$ starting from $V_{\rm D}$ = $V_{\rm DST,lo}$ and the external delay capacitor $C_{\rm D}$.

A delay capacitor $C_{\rm D}$ for a different undervoltage reset delay time as specified in **Item 7.2.14** can be calculated similar as above:

$$C_{\rm D} = 100 {\rm nF} \times t_{\rm d} / t_{\rm d,100 nF}$$
 (2)

with

- t_d: Desired undervoltage reset delay time
- t_{d.100nF}: Power-on reset delay time specified in Item 7.2.14
- C_D: Delay capacitor required

The formula is valid for $C_D \ge 10$ nF. For precise timing calculations consider also the delay capacitor's tolerance.



Reset Reaction Time

In case the output voltage of the regulator drops below the output undervoltage lower reset threshold $V_{\rm RT,lo}$, the delay capacitor $C_{\rm D}$ is discharged rapidly. Once the delay capacitor's voltage has reached the lower delay switching threshold $V_{\rm DST,lo}$, the reset output "RO" will be set to "low".

Additionally to the delay capacitor discharge time $t_{rr,d}$, an internal reaction time $t_{rr,int}$ applies. Hence, the total reset reaction rime $t_{rr,total}$ becomes:

$$t_{\rm rr,total} = t_{\rm rr,int} + t_{\rm rr,d} \tag{3}$$

with

- t_{rr total}: Total reset reaction time
- t_{rr.int}: Internal reset reaction time; see Item 7.2.16.
- t_{rr,d}: Delay capacitor discharge time. For a capacitor C_D different from the value specified in Item 7.2.17, see typical performance graphs.

Reset Ouput "RO"

The reset output "RO" is an open collector output with an integrated pull-up resistor. In case a lower-ohmic "RO" signal is desired, an external pull-up resistor to the output "Q" can be connected. Since the maximum "RO" sink current is limited, the optional external resistor $R_{RO,ext}$ must not below as specified in Item 7.2.8.

Reset Output "RO" Low for $V_{Q} \ge 1 \text{ V}$

In case of an undervoltage reset condition reset output "RO" is held "low" for $V_Q \ge 1$ V, even if the input voltage V_I is 0 V. This is achieved by supplying the reset circuit from the output capacitor.

Reset Adjust Function

The undervoltage reset switching threshold can be adjusted according to the application's needs by connecting an external voltage divider (R_{ADJ1} , R_{ADJ2}) at pin "RADJ". For selecting the default threshold connect pin "RADJ" to GND. The reset adjustment range is given in **Item 7.2.6**.

When dimensioning the voltage divider, take into consideration that there will be an additional current constantly flowing through the resistors.

With a voltage divider connected, the reset switching threshold $V_{\mathsf{RT}.\mathsf{adi}}$ is calculated as follows:

$$V_{\text{RT,adi}} = V_{\text{RADJ,th}} \times (R_{\text{ADJ,1}} + R_{\text{ADJ,2}}) / R_{\text{ADJ,2}}$$
(4)

with

- $V_{\rm RT.adi}$: Desired reset switching threshold.
- R_{ADJ,1}, R_{ADJ,2}: Resistors of the external voltage divider, see Figure 7.
- V_{RAD,I th}: Reset adjust switching threshold given in Item 7.2.5.






Figure 7 Block Diagram Reset Circuit




Figure 8 Timing Diagram Reset



7.2 Electrical Characteristics Reset Function

Electrical Characteristics: Reset Function

 $V_{\rm I}$ = 13.5 V, $T_{\rm j}$ = -40 °C to +150 °C,

all voltages with respect to ground, direction of currents as shown in Figure 7 (unless otherwise specified).

| Pos. | Parameter | Symbol | L | imit Val | ues | Unit | Conditions |
|---------|--|------------------------|-----------|----------|-------------|------|---|
| | | | Min. | Тур. | Max. | | |
| Output | Undervoltage Reset Compara | tor Defau | lt Values | (Pin RA | DJ = GN | D) | |
| 7.2.1 | Output Undervoltage Reset Lower Switching Threshold | $V_{RT,lo}$ | 4.6 | 4.7 | 4.8 | V | $V_{\rm I}$ = 0 V $V_{\rm Q}$ decreasing RADJ = GND |
| 7.2.2 | Output Undervoltage Reset Upper Switching Threshold | $V_{RT,hi}$ | 4.7 | 4.8 | 4.9 | V | $V_{\rm I}$ within operating range $V_{\rm Q}$ increasing RADJ = GND |
| 7.2.3 | Output Undervoltage Reset Switching Hysteresis | $V_{RT,hy}$ | 60 | 120 | _ | mV | $V_{\rm I}$ within operating range RADJ = GND. |
| 7.2.4 | Output Undervoltage Reset Headroom | V_{RH} | 250 | 300 | - | mV | Calculated Value: $V_{\rm Q}$ - $V_{\rm RT,lo}$ $V_{\rm I}$ within operating range $I_{\rm Q}$ = 50 mA RADJ = GND |
| Reset | Threshold Adjustment | | | | | | |
| 7.2.5 | Reset Adjust Lower Switching Threshold | $V_{RADJ,th}$ | 1.176 | 1.20 | 1.224 | V | $V_{\rm I}$ = 0 V 3.2 V $\leq V_{\rm Q}$ < 5 V |
| 7.2.6 | Lower Reset Threshold Adjustment Range 1) | $V_{RT,adj}$ | 3.20 | - | $V_{RT,lo}$ | V | - |
| Reset 0 | Output RO | | | | | | |
| 7.2.7 | Reset Output Low Voltage | $V_{RO,low}$ | - | 0.2 | 0.4 | V | $V_{\rm I}$ = 0 V; $R_{\rm RO,ext}$ = 3.3 k Ω ; 1 V $\leq V_{\rm Q} \leq V_{\rm RT,low}$ |
| 7.2.8 | Reset Output External Pull-up Resistor to Q | $R_{RO,ext}$ | 3 | _ | _ | kΩ | $V_{\rm I}$ = 0 V; $V_{\rm RO}$ = 0.4 V 1 V $\leq V_{\rm Q} \leq V_{\rm RT,low}$ |
| 7.2.9 | Reset Output Internal Pull-up Resistor | R_{RO} | 20 | 30 | 40 | kΩ | internally connected to Q |
| Reset I | Delay Timing | | | " | | | |
| 7.2.10 | Upper Delay Switching Threshold | $V_{\mathrm{DST,hi}}$ | _ | 1.21 | _ | V | - |
| 7.2.11 | Lower Delay Switching Threshold | $V_{\mathrm{DST,lo}}$ | _ | 0.30 | _ | V | _ |
| 7.2.12 | Delay Capacitor Charge Current | $I_{D,ch}$ | _ | 2.8 | - | μΑ | V _D = 1 V |
| 7.2.13 | Delay Capacitor Reset Discharge Current | $I_{\mathrm{DR,dsch}}$ | _ | 80 | _ | mA | V _D = 1 V |
| 7.2.14 | Undervoltage Reset Delay Time | t _{d,100nF} | 23 | 31 | 41 | ms | Calculated value; $C_{\rm D}$ = 100 nF $^{2)}$; $C_{\rm D}$ discharged to $V_{\rm DST,lo}$ |



Electrical Characteristics: Reset Function (cont'd)

 $V_{\rm I}$ = 13.5 V, $T_{\rm i}$ = -40 °C to +150 °C,


all voltages with respect to ground, direction of currents as shown in Figure 7 (unless otherwise specified).

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Conditions |
|--------|-----------------------------------|---------------------------------|--------------|------|------|------|--|
| | | | Min. | Тур. | Max. | | |
| 7.2.15 | Power-on Reset Delay Time | t _{d,PWR-} ON,100nF | 30 | 43 | 56 | ms | Calculated value; $C_{\rm D}$ = 100 nF $^{2)}$; $C_{\rm D}$ discharged to 0 V; |
| 7.2.16 | Internal Reset Reaction Time | $t_{\rm rr,int}$ | - | 9 | 15 | μs | $C_{\rm D}$ = 0 nF |
| 7.2.17 | Delay Capacitor Discharge Time | t _{rr,d,100nF} | _ | 1.5 | 3 | μs | $C_{\rm D}$ = 100 nF ²⁾ |
| 7.2.18 | Total Reset Reaction Time | t _{rr,total,100nF} | _ | 10.5 | 18 | μs | Calculated Value: $t_{\rm rr,d,100nF} + t_{\rm rr,int}$; $C_{\rm D}$ = 100 nF ²⁾ |


¹⁾ Related Parameters ($V_{\rm RT,hi}$, $V_{\rm RT,hy}$) are scaled linear when the Reset Switching Threshold is modified.

7.3 Typical Performance Characteristics Reset Function

Undervoltage Reset Switching Thresholds $V_{\mathrm{RT,lo}}, V_{\mathrm{RT,hi}}$ versus T_{i}



Reset Delay Time $t_{\rm d},\,t_{\rm d,PWR\text{-}ON}$ versus Delay Capacitor $C_{\rm D}$



²⁾ For programming a different delay and reset reaction time, see Chapter 7.1.



8 Watchdog Function

8.1 Description

The TLE4678 features a load dependent watchdog function with a programmable activating threshold as well as a programmable watchdog timing.

The watchdog function monitors a microcontroller, including time base failures. In case of a missing rising edge within a certain pulse repetition time, the watchdog output is set to 'low'. The programming of the expected watchdog pulse repetition time can be easily done by an external reset delay capacitor.

The watchdog output "WO" is separated from the reset output "RO". Hence, the watchdog output might be used as an interrupt signal for the microcontroller independent from the reset signal. It is possible to interconnect pin "WO" and pin "RO" in order to establish a wire-or function with a dominant low signal.

Programmable Watchdog Activation Threshold and Hysteresis

In case a microcontroller is set to sleep mode or to low power mode, its current consumption is very low and the controller might not be able to send any watchdog pulses to the regulators watchdog input "WI". In order to avoid unwanted wake-up signals due to missing edges at pin "WI", the TLE4678 watchdog function can be activated dependent on the regulator's output current. The TLE4678 comprises a default watchdog activating threshold $I_{\text{Q,WDact,th}}$ with a small hysteresis $I_{\text{Q,WDact,hy}}$. The thresholds can be increased by connecting an external resistor $R_{\text{WADJ,ext}}$ to pin "WADJ". For using the default watchdog activating threshold, leave pin "WADJ" open.

The following equation calculates the external resisistor $R_{\text{WADJ,ext}}$ that is needed at pin "WADJ" for activating the watchdog at a desired output current $I_{\text{Q,WDact,th}}$:

$$R_{\text{WADJ,ext}} = \frac{F_{\text{WDact,th}} \times R_{\text{WADJ,int}}}{(R_{\text{WADJ,int}} \times I_{\text{Q,WDact,th}}) - F_{\text{WDact,th}}} \quad \text{for } I_{\text{Q,WDact,th}} \text{ larger than the default value given in } \text{ltem 8.2.1.} \quad (5)$$

At decreasing output current, the deactivation threshold then would be:

$$I_{\text{Q,WDdeact,th}} = F_{\text{WDdeact,th}} \times \frac{R_{\text{WADJ,int}} + R_{\text{WADJ,ext}}}{R_{\text{WADJ,int}} \times R_{\text{WADJ,ext}}}$$
(6)

The watchdog activating threshold hysteresis $I_{\mathsf{Q},\mathsf{WDact},\mathsf{hy}}$ calculates:

$$I_{Q,WDact,hy} = F_{WDact,hy} \times \frac{R_{WADJ,int} + R_{WADJ,ext}}{R_{WADJ,int} \times R_{WADJ,ext}}$$
(7)

with:

• $I_{O \text{ WDact th}}$: Desired "Watchdog Activating Threshold"

• $R_{WADJ,int}$: Internal Watchdog Adjust Resistor

R_{WADJ,ext}: External Watchdog Adjust Resistor

• $F_{\text{WDact.th}}$: Activating Threshold Factor

F_{WDdeact,th}: Deactivating Threshold Factor

F_{WDact.hv}: Activating Threshold Factor Hysteresis






Figure 9 Block Diagram Watchdog Circuit

Figure 10 Watchdog Output "WO"

The watchdog output "WO" is an open collector output with an integrated pull-up resistor. In case a lower-ohmic "WO" signal is desired, an external pull-up resistor to the output "Q" can be connected. Since the maximum "WO" sink current is limited, the optional external resistor $R_{\rm WO,ext}$ needs to be sized to comply with the watchdog output sink current (see Item 8.2.15 and Item 8.2.16).

Watchdog Input "WI"

The watchdog is triggered by an positive edge at the watchdog input "WI". The signal is filtered by a bandpass filter and therefore its amplitude and slope has to comply with the specification Item 8.2.10 to Item 8.2.14. For details on the test pulse applied, see Figure 11.




Figure 11 Test Pulses Watchdog Input WI



Watchdog Timing

Positive edges at the watchdog input pin "WI" are expected within the watchdog trigger time frame $t_{\rm WI,tr}$, otherwise a low signal at pin "WO" is generated. If a watchdog low signal at pin "WO" is generated, it remains low for $t_{\rm WD,lo}$. All watchdog timings are defined by charging and discharging the capacitor $C_{\rm D}$ at pin "D". Thus, the watchdog timing can be programmed by selecting $C_{\rm D}$. For timing details see also **Figure 12**.

In case a watchdog trigger time period $t_{WI,tr}$ different from the value for C_D = 100nF is required, the delay capacitor's value can be derived from the specified value given in Item 8.2.22:

$$C_{\rm D} = 100 \, \rm nF \times t_{Wl,tr} / t_{Wl,tr,100 \, \rm nF}$$
 (8)

The watchdog output low time $t_{\rm WD,lo}$ and the watchdog period $t_{\rm WD,p}$ then becomes:

$$t_{\text{WD,lo}} = t_{\text{WD,lo,100nF}} \times C_{\text{D}} / 100\text{nF}$$

$$\tag{9}$$

$$t_{\text{WD,p}} = t_{\text{WI,tr}} + t_{\text{WD,lo}} \tag{10}$$

The formula is valid for $C_D \ge 10$ nF. For precise timing calculations consider also the delay capacitor's tolerance.




Figure 12 Timing Diagram Watchdog



8.2 Electrical Characteristics Watchdog Function

Electrical Characteristics Watchdog Function

 $V_{\rm I}$ = 13.5 V, $T_{\rm i}$ = -40 °C to +150 °C,

all voltages with respect to ground, direction of currents as shown in Figure 9 (unless otherwise specified).

| Pos. | Parameter | Symbol | | Limit Val | ues | Unit | Conditions | |
|---------|---|------------------------------|----------|-----------|---------|---|---|--|
| | | | Min. | Тур. | Max. | | | |
| Default | Watchdog Activating Thresho | ld (pin WA | DJ left | open) | - | | | |
| 8.2.1 | Watchdog Activating Threshold | $I_{\mathrm{Q,WDact,th}}$ | 0.65 | 1.1 | 1.5 | mA | I_{Q} increasing | |
| 8.2.2 | Watchdog Deactivating Threshold | $I_{\mathrm{Q,WDdeact,th}}$ | 0.55 | 0.9 | _ | mA | I_{Q} decreasing | |
| 8.2.3 | Watchdog Activating Threshold Hysteresis | $I_{Q,WDact,hy}$ | 50 | 200 | _ | μΑ | - | |
| Adjusta | able Watchdog Activating Thre | shold (exte | ernal re | sistor co | nnected | to pin V | VADJ) | |
| 8.2.4 | Activating Threshold V_{W} | | _ | 693 | _ | mV | _ | |
| 8.2.5 | Current ratio | $I_{\rm Q}$ / $I_{\rm WADJ}$ | _ | 208 | _ | _ | $V_{WADJ} = OV$ | |
| 8.2.6 | Internal Watchdog Adjust Resistor | $R_{WADJ,int}$ | 96 | 131 | 175 | kΩ | - | |
| 8.2.7 | Activating Threshold Factor | $F_{\mathrm{WDact,th}}$ | 127 | 144 | 162 | $\begin{array}{c} mA \\ \times k\Omega \end{array}$ | Calculated value 1) | |
| 8.2.8 | Deactivating Threshold Factor | $F_{\mathrm{WDdeact,th}}$ | 104 | 118 | - | $\begin{array}{c} mA \\ \times k\Omega \end{array}$ | Calculated value 1) | |
| 8.2.9 | Activating Threshold Switching Hysteresis Factor | $F_{\mathrm{WDact,hy}}$ | 7 | 26 | - | $\begin{array}{c} mA \\ \times k\Omega \end{array}$ | Calculated value 1) | |
| Watcho | log Input WI | | l | | | <u> </u> | | |
| 8.2.10 | Watchdog Input Low Signal Valid | $V_{WI,lo}$ | _ | _ | 0.8 | V | _ 2) | |
| 8.2.11 | Watchdog Input High Signal Valid | $V_{WI,hi}$ | 2.6 | _ | - | V | _ 2) | |
| 8.2.12 | | | _ | - | μs | $V_{\rm WI} \ge V_{\rm WI,high}^{2}$ | | |
| 8.2.13 | Watchdog Input Signal Slew Rate | dV_{WI}/dt | 1 | _ | _ | V/μs | $V_{\rm WI,low} \le V_{\rm WI} \le V_{\rm WI,high}^{2}$ | |
| 8.2.14 | Watchdog Input Signal Frequency Capture Range | f_{WI} | _ | - | 1 | MHz | Square Wave, 50% Duty Cycle ²⁾ | |



Electrical Characteristics Watchdog Function

 $V_{\rm I}$ = 13.5 V, $T_{\rm i}$ = -40 °C to +150 °C,

all voltages with respect to ground, direction of currents as shown in Figure 9 (unless otherwise specified).

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Conditions | |
|--------|---|--------------------------|--------------|--|------|----------------------|--|--|
| | | | Min. | Тур. | Max. | | | |
| Watcho | log Output WO | | 1 | | | | 1 | |
| 8.2.15 | Watchdog Output Low Voltage | $V_{\mathrm{WO,low}}$ | _ | 0.2 | 0.4 | V | I_{WO} = 1 mA; Watchdog active; V_{WI} = 0 V | |
| 8.2.16 | Watchdog Output Maximum Sink Current | $I_{ m WO,max}$ | 1.5 | 13 | 30 | mA | V_{WO} = 0.8 V; Watchdog active; V_{WI} = 0 V | |
| 8.2.17 | Watchdog Output Internal Pull-up Resistor | R _{WO} | 20 | 30 | 40 | kΩ | - | |
| Watcho | log Timing | • | | | | | • | |
| 8.2.18 | Delay Capacitor Charge Current | I_{D} | _ | 2.78 – μA $V_D = 1 V$ | | V _D = 1 V | | |
| 8.2.19 | Delay capacitor watchdog discharge current | $I_{\mathrm{DW,disch}}$ | _ | 1.39 | _ | μΑ | V _D = 1 V | |
| 8.2.20 | Upper watchdog timing threshold | $V_{DW,hi}$ | _ | 1.2 | _ | V | _ | |
| 8.2.21 | Lower watchdog timing $V_{\rm DW,lo}$ - 0.7 - threshold | | _ | V | _ | | | |
| 8.2.22 | Watchdog Trigger Time | | | Calculated value; $C_{\rm D}$ = 100 nF $^{3)}$ | | | | |
| 8.2.23 | Watchdog Output Low Time | $C_{\rm D}$ = 10 | | Calculated value; $C_{\rm D}$ = 100 nF $^{3)}$ $V_{\rm Q}$ > $V_{\rm RT,lo}$ | | | | |
| 8.2.24 | Watchdog Period | t _{WD,p,100n} F | 38 | 54 | 70 | ms | Calculated value; $t_{\rm WI,tr,100nF}$ + $t_{\rm WD,lo,100nF}$ $C_{\rm D}$ = 100 nF $^{3)}$ | |

¹⁾ See Chapter 8.1 for calculation hint


²⁾ For details on the test pulse applied, see Figure 11.

³⁾ For programming a different watchdog timing, see Chapter 8.1..




8.3 Typical Performance Characteristics Standard Watchdog Function


Watchdog Activating Threshold $V_{\mathrm{WADJact},\mathrm{th}}$ vs. External Resistor $R_{\mathrm{WADJ},\mathrm{ext}}$



Watchdog Deactivating Threshold $V_{\mathrm{WADJdeact,th}}$ vs. External Resistor $R_{\mathrm{WADJ,ext}}$



Watchdog Trigger Time $t_{\rm WI,tr}$ vs. Delay Capacitor $C_{\rm D}$



Package Outlines

9 Package Outlines




Figure 13 Outline PG-DSO-14

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Package Outlines




Figure 14 Outline PG-SSOP-14

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

10 Revision History

| Revision | Date | Changes | | |
|---|------------|---|--|--|
| 1.1 2009-08-27 Final datasheet version for both package variants. | | | | |
| | | Modified the Programmable Watchdog Activation Threshold and Hysteresis description for better understanding. | | |
| | | "Reset Function" on Page 17: Renamed $V_{\rm RT,new}$ to $V_{\rm RT,adj}$ for better understanding. | | |
| 1.01 | 2008-08-19 | Added target definition for PG-SSOP-14 package. Modifications: Overview page, thermal resistance table, pin definition, package outlines. | | |
| 1.0 | 2008-07-31 | Final datasheet initial version. | | |

Edition 2009-08-27

Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.