

Triple Half Bridges



1 Overview

1.1 Features

- · Three Half-Bridges
- · Optimized for DC motor management applications
- Delivers up to 0.6 A continuous, 1.2 A peak current
- *R*_{DS ON}; typ. 0.8 Ω, @ 25 °C per switch
- · Output: short circuit protected and diagnosis
- Overtemperature-Protection with hysteresis
 and diagnosis
- Standard SPI-Interface/Daisy chain capable
- Very low current consumption in stand-by (Inhibit) mode (typ. 10 μA for power and 2 μA for logic supply, @ 25 °C)
- Over- and Undervoltage-Lockout
- · CMOS/TTL compatible inputs with hysteresis
- No crossover current
- Internal clamp diodes
- Enhanced power P-DSO-Package
- Programming compatibility to the TLE 5208-6
- Green Product (RoHS compliant)
- AEC Qualified

Туре	Package
TLE 6208-3 G	PG-DSO-14-35

Functional Description

The TLE 6208-3 G is a fully protected **Tri**ple-Half-Bridge-Driver designed specifically for automotive and industrial motion control applications. The part is based on the Siemens power technology SPT[®] which allows bipolar and CMOS control circuitry in accordance with DMOS power devices existing on the same monolithic circuitry.

In motion control up to 2 actuators (DC-Motors) can be connected to the 3 halfbridgeoutputs (cascade configuration). Operation modes forward (cw), reverse (ccw), brake and high impedance are controlled from a standard SPI-Interface. The possibility to control the outputs via software from a central logic, allows limiting the power dissipation. So the standard P-DSO-14-package meets the application requirements and saves PCB-Board-space and cost. Furthermore the build-in features like Over- and Undervoltage-Lockout, Over-Temperature-Protection and the very low quiescent current in stand-by mode opens a wide range of automotive- and industrial-applications.



Data Sheet

TLE 6208-3 G



1.2 Pin Configuration (top view)




Figure 1



1.3 Pin Definitions and Functions

Pin No.	Symbol	Function
1	GND	Ground; Reference potential; internal connection to pin 7, 8 and 14; cooling tab; to reduce thermal resistance place cooling areas on PCB close to these pins.
2	OUT3	Halfbridge-Output 3; Internally contected to Highside-Switch 3 and Lowside-Switch 3. The HS-Switch is a Power-MOS open drain with internal reverse diode; The LS-Switch is a Power-MOS open source with internal reverse diode; no internal clamp diode or active zenering; short circuit protected and open load controlled.
3	Vs	Power Supply; needs a blocking capacitor as close as possible to GND Value: $22 \mu\text{F}$ electrolytic in parallel to 220 nF ceramic.
5	DI	Serial Data Input; receives serial data from the control device; serial data transmitted to DI is an 16bit control word with the Least Significant Bit (LSB) being transferred first: the input has an active pull down and requires CMOS logic level inputs; DI will accept data on the falling edge of CLK-signal; see Table Input Data Protocol.
4	CSN	Chip-Select-Not Input; CSN is an active low input; serial communication is enabled by pulling the CSN terminal low; CSN input should only be transitioned when CLK is low; CSN has an internal active pull up and requires CMOS logic level inputs.
6	CLK	Serial Clock Input; clocks the shiftregister; CLK has an internal active pull down and requires CMOS logic level inputs.
7, 8, 14	GND	Ground; see pin 1.
9	DO	Serial-Data-Output; this 3-state output transfers diagnosis data to the control device; the output will remain 3-stated unless the device is selected by a low on Chip-Select-Not (CSN); see Table Diagnosis Data Protocol .
10	INH	Inhibit Input; has an internal pull down; device is switched in standby condition by pulling the INH terminal low.
11	V _{CC}	Logic Supply Voltage; needs a blocking capacitor as close as possible to GND; Value: 10 μ F electrolytic in parallel to 220 nF ceramic.
12	OUT2	Halfbridge-Output 2; see pin 2.
13	OUT1	Halfbridge-Output 1; see pin 2.



1.4 Functional Block Diagram




Figure 2 Block Diagram



1.5 Circuit Description

Figure 2 shows a block schematic diagram of the module. There are 3 halfbridge drivers on the right-hand side. An HS driver and an LS driver are combined to form a halfbridge driver in each case. The drivers communicate via the internal data bus with the logic and the other control and monitoring functions: undervoltage (UV), overvoltage (OV), overtemperature (TSD), charge pump and fault detect.

Two connection interfaces are provided for supply to the module: All power drivers are connected to the supply voltage $V_{\rm S}$. These are monitored by overvoltage and undervoltage comparators with hysteresis, so that the correct function can be checked in the application at any time.

The logic is supplied by the $V_{\rm CC}$ voltage, typ. with 5 V. The $V_{\rm CC}$ voltage uses an internally generated Power-On Reset (POR) to initialize the module at power-on. The advantage of this system is that information stored in the logic remains intact in the event of short-term failures in the supply voltage $V_{\rm S}$. The system can therefore continue to operate following $V_{\rm S}$ undervoltage, without having to be reprogrammed. The "undervoltage" information is stored, and can be read out via the interface. The same logically applies for overvoltage. "Interference spikes" on $V_{\rm S}$ are therefore effectively suppressed.

The situation is different in the case of undervoltage on the V_{CC} connection pin. If this occurs, then the internally stored data is deleted, and the output levels are switched to high-impedance status (tristate). The module is initialized by V_{CC} following restart (Power-On Reset = POR).

The 16-bit wide programming word or control word (see **Table Input Data Protocol**) is read in via the DI data input, and this is synchronized with the clock input CLK. The status word appears synchronously at the DO data output (see **Table Diagnosis Data Protocol**). It is also possible to connect two **TLE 6208-3 G** in a daisy chain configuration. The DO data output of one device is connected with the DI data input of the second device. In this configuration these two devices are controlled with a single CSN chip select and using a 32-bit wide control word.

The transmission cycle begins when the chip is selected with the CSN input (H to L). If the CSN input changes from L to H then the word which has been read in becomes the control word. The DO output switches to tristate status at this point, thereby releasing the DO bus circuit for other uses.

The INH inhibit input can be used to cut off the complete module. This reduces the current consumption to just a few μ A, and results in the loss of any data stored. The output levels are switched to tristate status. The module is reinitialized with the internally generated POR (Power-On Reset) at restart.

This feature allows the use of this module in battery-operated applications (vehicle body control applications).



Input Data Protocol

Every driver block from DRV 1 to 3 contains a low-side driver and a high-side driver. Both drivers are connected internally to form a half-bridge at the output. This reduction of output pins was necessary to meet the small P-DSO-14 package.

When commutating inductive loads, the dissipated power peak can be significantly reduced by activating the transistor located parallel to the internal freewheeling diode. A special, integrated "timer" for power ON/OFF times ensures that there is no crossover current.

•	
BIT	
15	OVLO on/off
14	not used
13	Overcurrent SD on/off
12	not used
11	not used
10	not used
9	not used
8	not used
7	not used
6	HS-Switch 3
5	LS-Switch 3
4	HS-Switch 2
3	LS-Switch 2
2	HS-Switch 1
1	LS-Switch 1
0	Status Register Reset
H = ON L = OFF	

Diagnosis Data Protocol

BIT	
15	Power supply fail
14	Underload
13	Overload
12	not used
11	not used
10	not used
9	not used
8	not used
7	not used
6	Status HS-Switch 3
5	Status LS-Switch 3
4	Status HS-Switch 2
3	Status LS-Switch 2
2	Status HS-Switch 1
1	Status LS-Switch 1
0	Temp. Prewarning
H = ON L = OFF	

Fault Result Table

Fault	DiagBit	Result
Overcurrent (load)	13	Only the failed output is switched OFF. Function can be deactivated by bit No. 13.
Short circuit to GND (high-side-switch)	13	Only the failed output is switched OFF. Function can be deactivated by bit No. 13.



Fault Result Table

DiagBit	Result
13	Only the failed output is switched OFF. Function can be deactivated by bit No. 13.
0	Reaction of control device needed.
-	All outputs OFF. Temperature warning is set before.
14	Reaction of control device needed.
15	All outputs OFF.
15	All outputs OFF. Function can be deactivated by bit No. 15.
	13 0 - 14 15

H = failure;

L = no failure.

2 Electrical Characteristics

2.1 Absolute Maximum Ratings

Parameter	Symbol	Limit	Values	Unit	Remarks		
		min.	max.				
Supply voltage	Vs	- 0.3	40	V	-		
Supply voltage	Vs	– 1	-	V	<i>t</i> < 0.5 s; <i>I</i> _s > – 2 A		
Logic supply voltage	V _{cc}	- 0.3	5.5	V	0 V < V _S < 40 V		
Logic input voltages (DI, CLK, CSN, INH)	V ₁	- 0.3	5.5	V	$0 V < V_{s} < 40 V$ $0 V < V_{cc} < 5.5 V$		
Logic output voltage (DO)	V _{DO}	- 0.3	5.5	V	$0 V < V_{s} < 40 V$ $0 V < V_{cc} < 5.5 V$		
Output voltage (OUT 1-3)	V _{OUT}	- 0.3	40	V	0 V < V _S < 40 V		
Output current (cont.)	I _{OUT1-3}	_	_	А	internal limited		
Output current (peak)	I _{OUT1-3}	-	-	А	internal limited		
Note: Current limits are mentioned in the overcurrent section of electrical charateristics							
Junction temperature	Tj	- 40	150	°C	-		
Storage temperature	$T_{\rm stg}$	- 50	150	°C	-		



2 Electrical Characteristics

2.1 Absolute Maximum Ratings (cont'd)

Parameter	Symbol	Limit Values		Unit	Remarks	
		min.	max.			
ESD voltage, human body	$V_{\rm ESD-HBM}$	-	-	4kV	all pins	
 model, according to: MIL STD 883D, ANSI EOS\ESD S5.1 JEDEC JESD22-A114 	V _{ESD-HBM-} OUT	_	_	8kV	only pins 2, 12 and 13 (outputs)	
ESD voltage, mashine model, according to: • ANSI EOS\ESD S5.2 • JEDEC JESD22-A115	V_{ESD-MM}	_	_	300V	all pins	

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2.2 Operating Range

Parameter	Symbol	Limit	Values	Unit	Remarks	
		min.	max.			
Supply voltage	Vs	$V_{\rm UVOFF}$	40	V	After $V_{\rm S}$ rising above $V_{\rm UV ON}$	
Supply voltage slew rate	$dV_{\rm S}/dt$	-	10	V/µs	-	
Logic supply voltage	V _{cc}	4.75	5.50	V	-	
Supply voltage increasing	Vs	- 0.3	$V_{\rm UVON}$	V	Outputs in tristate	
Supply voltage decreasing	Vs	- 0.3	$V_{\rm UVOFF}$	V	Outputs in tristate	
Logic input voltage (DI, CLK, CSN, INH)	V	- 0.3	V _{cc}	V	-	
SPI clock frequency	$f_{\rm CLK}$	-	1	MHz	-	
Junction temperature	Tj	- 40	150	°C	-	

Thermal Resistances



2.2 **Operating Range** (cont'd)

Parameter	arameter Symbol Limit Values		Unit	Remarks	
		min.	max.		
Junction pin	$R_{ m thj-pin}$	-	30	K/W	measured to pin 1, 7, 8, 14
Junction ambient	$R_{ m thjA}$	-	65	K/W	-

Note: In the operating range, the functions given in the circuit description are fulfilled.

2.3 Electrical Characteristics

8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Current Consumption

Quiescent current	Is	-	8	20	μA	INH = Low; $V_{\rm S}$ = 13.2 V $T_{\rm j}$ = 25 °C
Quiescent current	Is	-	-	30	μA	INH = Low; $V_{\rm S}$ = 13.2 V;
Logic-Supply current	I _{CC}	-	2	10	μA	INH = Low
Logic-Supply current	I _{cc}	-	1	2	mA	SPI not active
Supply current	Is	-	2	5	mA	-

Over- and Under-Voltage Lockout

UV-Switch-ON voltage	$V_{\rm UVON}$	-	6.5	7	V	$V_{\rm S}$ increasing
UV-Switch-OFF voltage	$V_{\rm UVOFF}$	5.6	6.1	6.6	V	$V_{\rm S}$ decreasing
UV-ON/OFF-Hysteresis	$V_{\rm UVHY}$	-	0.4	-	V	$V_{\rm UV \; ON} - V_{\rm UV \; OFF}$
OV-Switch-OFF voltage	$V_{\rm OVOFF}$	34	37	40	V	$V_{\rm S}$ increasing
OV-Switch-ON voltage	$V_{\rm OV ON}$	30	33	36	V	$V_{\rm S}$ decreasing
OV-ON/OFF-Hysteresis	V _{ov hy}	-	4	-	V	$V_{\rm OVOFF}-V_{\rm OVON}$



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Lir	Limit Values		Unit	Test Condition
		min.	typ.	max.		

Outputs OUT1-3

Static Drain-Source-On Resistance

Source (High-Side) $I_{OUT} = -0.5 \text{ A}$	$R_{\rm DS \ ON \ H}$	-	0.8	0.95	Ω	8 V < V _s < 40 V T _j = 25 °C
			-	1.6	Ω	8 V < V _s < 40 V
			1	-	Ω	$V_{\rm S OFF} < V_{\rm S} \le 8 {\rm V}$ $T_{\rm j}$ = 25 °C
			-	2	Ω	$V_{\rm SOFF}$ < $V_{\rm S}$ \leq 8 V
Sink (Low-Side) $I_{OUT} = 0.5 \text{ A}$	R _{DS ON L}	-	0.75	0.9	Ω	8 V < V _s < 40 V T _j = 25 °C
			-	1.5	Ω	8 V < $V_{\rm S}$ < 40 V
			1	-	Ω	$V_{\text{S OFF}} < V_{\text{S}} \le 8 \text{ V}$ $T_{\text{j}} = 25 ^{\circ}\text{C}$
			-	2	Ω	$V_{\rm SOFF}$ < $V_{\rm S}$ \leq 8 V

Leakage Current

Source-Output-Stage 1 to 3	$I_{\rm QLH}$	- 5	– 1	-	μA	<i>V</i> _{OUT1-3} = 0 V
Sink-Output-Stage 1 to 3	$I_{\rm QLL}$	-	150	300	μA	$V_{\rm OUT1-3}$ = $V_{\rm S}$

Overcurrent

Source shutdown threshold	$I_{\rm SDU}$	-2	- 1.3	– 1	А	-
Sink shutdown threshold	$I_{\rm SDL}$	1	1.2	2	А	-
Current limit	$I_{\rm OCL}$	-	2.4	4	А	sink and source
Shutdown delay time	$t_{\rm dSD}$	10	28	40	μs	sink and source

Open Circuit/Underload Detection

Detection current



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Delay time	t _{dOC}	200	370	600	μs	-

Output Delay Times; V_s = 13.2 V; R_{Load} = 25 Ω (device not in stand-by for t > 1 ms)

Source ON	t _{d ON H}	-	8	20	μs	-
Source OFF	t _{d OFF H}	-	4	20	μs	-
Sink ON	t _{d ON L}	-	7	20	μs	-
Sink OFF	t _{d OFF L}	-	3	20	μs	-
Dead time	$t_{\rm DHL}$	1	3	-	μs	$t_{\rm d \ ON \ L} - t_{\rm d \ OFF \ H}$
Dead time	t _{D LH}	1	5	_	μs	$t_{\rm d \ ON \ H} - t_{\rm d \ OFF \ L}$

Output Switching Times; $V_s = 13.2 \text{ V}$; $R_{\text{Load}} = 25 \Omega$ (device not in stand-by for t > 1 ms)

Source ON	t _{on h}	-	5	20	μs	-
Source OFF	t _{off H}	-	2	5	μs	-
Sink ON	t _{on L}	-	2.0	10	μs	-
Sink OFF	t _{off L}	-	1.5	5	μs	-

Clamp Diodes Forward Voltage

Upper	$V_{\rm FU}$	-	0.9	1.3	V	<i>I</i> _F = 0.5 A
Lower	$V_{\rm FL}$	-	0.9	1.3	V	<i>I</i> _F = 0.5 A

Inhibit Input

Hysteresis of input voltage	V _{IHY}	50	200	500	mV	$-$ $V_{\rm I} = 0.2 \times V_{\rm CC}$
Pull down current	I _I	5	25	100	μA	
Input capacitance	C_{I}	-	10	15	pF	0 V < V _{cc} < 5.25 V



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Lir	Limit Values			Test Condition
		min.	typ.	max.		

Note: Capacitances are guaranteed by design.

SPI-Interface

Delay Time from Stand-by to Data In/Power on Reset

Setup time	t _{set}	-	_	100	μs	_

Logic Inputs DI, CLK and CSN

H-input voltage threshold	$V_{\rm IH}$	-	0.52	0.7	$V_{\rm CC}$	-
L-input voltage threshold	V_{IL}	0.2	0.48	-	V _{cc}	-
Hysteresis of input voltage	V_{IHY}	50	200	500	mV	-
Pull up current at pin CSN	$I_{\rm ICSN}$	- 50	- 25	- 10	μA	$V_{\rm CSN}$ = 0.7 × $V_{\rm CC}$
Pull down current at pin DI	$I_{\rm IDI}$	10	25	50	μA	$V_{\rm DI}$ = 0.2 × $V_{\rm CC}$
Pull down current at pin CLK	$I_{\rm ICLK}$	10	25	50	μA	$V_{\rm CLK} = 0.2 \times V_{\rm CC}$
Input capacitance at pin CSN, DI or CLK	C_1	_	10	15	pF	0 V < V _{cc} < 5.25 V

Note: Capacitances are guaranteed by design.

Logic Output DO

H-output voltage level	V _{DOH}	V _{cc} - 1.0	V _{cc} - 0.7	-	V	<i>I</i> _{DOH} = 1 mA
L-output voltage level	$V_{\rm DOL}$	-	0.2	0.4	V	I _{DOL} = – 1.6 mA
Tri-state leakage current	I _{dolk}	- 10	0	10	μA	$V_{\rm CSN} = V_{\rm CC}$ $0 \ V < V_{\rm DO} < V_{\rm CC}$
Tri-state input capacitance	C _{DO}	_	10	15	pF	$V_{\text{CSN}} = V_{\text{CC}}$ $0 \lor < V_{\text{CC}} <$ $5.25 \lor$

Note: Capacitances are guaranteed by design.



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Lin	Limit Values			Test Condition
		min.	typ.	max.		

Data Input Timing

Clock period	t _{pCLK}	1000	-	-	ns	-
Clock high time	t _{CLKH}	500	Ι	-	ns	-
Clock low time	t _{CLKL}	500	-	-	ns	-
Clock low before CSN low	t _{bef}	500	I	_	ns	-
CSN setup time	tlead	500	I	_	ns	-
CLK setup time	t _{lag}	500	-	-	ns	-
Clock low after CSN high	t _{beh}	500	-	-	ns	-
DI setup time	t _{DISU}	250	I	_	ns	-
DI hold time	t _{DIHO}	250	-	-	ns	-
Input signal rise time at pin DI, CLK and CSN	t _{riN}	-	_	200	ns	-
Input signal fall time at pin DI, CLK and CSN	t _{fIN}	-	—	200	ns	-

Data Output Timing

DO rise time	t _{rDO}	-	50	100	ns	<i>C</i> _L = 100 pF
DO fall time	t _{fDO}	-	50	100	ns	<i>C</i> _L = 100 pF
DO enable time	t _{ENDO}	_	-	250	ns	low impedance
DO disable time	t _{DISDO}	_	-	250	ns	high impedance
DO valid time	t _{VADO}	-	100	250	ns	$V_{\rm DO}$ < 0.2 $V_{\rm CC}$; $V_{\rm DO}$ > 0.7 $V_{\rm CC}$; $C_{\rm L}$ = 100 pF

Thermal Prewarning and Shutdown

Thermal prewarning junction	$T_{\rm jPW}$	120	145	170	°C	-
temperature						



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified


ΔΤ	min.	typ.			
A T			max.		
ΔI	-	30	-	К	-
T _{jSD}	150	175	200	°C	-
T _{jSO}	120	-	170	°C	-
ΔT	-	30	-	к	-
$T_{\rm jSD}/T_{\rm jPW}$	1.05	1.20	-	-	-
	$T_{\rm jSD}$ $T_{\rm jSO}$ ΔT	T_{jSD} 150 T_{jSO} 120 ΔT -	T_{jSD} 150 175 T_{jSO} 120 - ΔT - 30	T_{jSD} 150 175 200 T_{jSO} 120 - 170 ΔT - 30 -	T_{jSD} 150 175 200 °C T_{jSO} 120 - 170 °C ΔT - 30 - K

Note: Temperatures are guaranteed by design.

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25$ °C and the given supply voltage.




3 Timing Diagrams






















Figure 6 Turn OFF/ON Time











Figure 8 DO Enable and Disable Time







4 Package Outlines




Figure 10 PG-DSO-14-35 (Plastic Dual Small Outline)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm



Revision History

Version	Date	Changes
Rev. 1.1	2007-09-12	RoHS-compliant version of the TLE 6208-3 G
		 All pages: Infineon logo updated Page 1: "added AEC qualified" and "RoHS" logo, "Green Product (RoHS compliant)" and "AEC qualified" statement added to feature list, package name changed to RoHS compliant versions, package picture updated, ordering code removed Page 20: Package name changed to RoHS compliant versions, "Green Product" description added Page 21-22: added Revision History and Legal Disclaimer



Edition 2007-08-20

Published by Infineon Technologies AG 81726 Munich, Germany

© 9/14/07 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.