

18-Mbit (512K x 36/1M x 18) Flow-Through SRAM

Features

- Supports 133 MHz bus operations
- 512K x 36/1M x 18 common IO
- 2.5V core power supply (V_{DD})
- 2.5V IO supply (V_{DDQ})
- Fast clock-to-output times, 6.5 ns (133 MHz version)
- Provides high-performance 2-1-1-1 access rate
- User selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- · Separate processor and controller address strobes
- · Synchronous self timed write
- · Asynchronous output enable
- CY7C1381DV25/CY7C1383DV25 available in JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball FBGA package. CY7C1381FV25/CY7C1383FV25 available in Pb-free and non Pb-free 119-ball BGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- · ZZ sleep mode option

Functional Description [1]

CY7C1381DV25/CY7C1383DV25/CY7C1381FV25/ CY7C1383FV25 is a 2.5V. 512K x 36 and 1M x 18 synchronous flow through SRAMs, designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining chip enable (\overline{CE}_1), depth expansion chip enables (CE₂ and CE₃ [2]), burst control inputs (ADSC, \overline{ADSP} , and \overline{ADV}), write enables (\overline{BW}_x , and \overline{BWE}), and global write (GW). Asynchronous inputs include the output enable (\overline{OE}) and the ZZ pin.

CY7C1381DV25/CY7C1383DV25/CY7C1381FV25/ CY7C1383FV25 allows interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (\overline{ADV}) .

The CY7C1381DV25/CY7C1383DV25/CY7C1381FV25/ CY7C1383FV25 operates from a +2.5V core power supply while all outputs also operate with a +2.5 supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.

Selection Guide


	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.5	ns
Maximum Operating Current	210	175	mA
Maximum CMOS Standby Current	70	70	mA

^{1.} For best practices or recommendations, please refer to the Cypress application note AN1064, SRAM System Design Guidelines on www.cypress.com.


^{2.} $\overline{\text{CE}}_{3}$, CE_{2} are for TQFP and 165 FBGA package only. 119 BGA is offered only in 1 chip enable.



Logic Block Diagram - CY7C1381DV25/CY7C1381FV25 [3] (512K x 36)



Logic Block Diagram - CY7C1383DV25/CY7C1383FV25 [3] (1M x 18)




Note

3. CY7C1381FV25 and CY7C1383FV25 have only 1 chip enable (CE₁).



Pin Configurations

100-pin TQFP Pinout (3 Chip Enable)





Pin Configurations (continued)

119-Ball BGA Pinout CY7C1381FV25 (512K x 36)

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC/288M	Α	Α	ADSC	Α	Α	NC/576M
С	NC/144M	Α	Α	V_{DD}	Α	Α	NC/1G
D	DQ_C	DQP_C	V_{SS}	NC	V_{SS}	DQPB	DQ _B
E	DQ_C	DQ_C	V_{SS}	Œ ₁	V_{SS}	DQ_B	DQ_B
F	V_{DDQ}	DQ_C	V_{SS}	ŌE	V_{SS}	DQ_B	V_{DDQ}
G	DQ_C	DQ_C	$\overline{\sf BW}_{\sf C}$	ADV	\overline{BW}_B	DQ _B	DQ _B
Н	DQ_C	DQ_C	V_{SS}	GW	V_{SS}	DQ _B	DQ _B
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQ_A	DQ_A
L	DQ_D	DQ_D	$\overline{\text{BW}}_{\text{D}}$	NC	\overline{BW}_A	DQ_A	DQ_A
М	V_{DDQ}	DQ_D	V_{SS}	BWE	V_{SS}	DQ_A	V_{DDQ}
N	DQ_D	DQ_D	V_{SS}	A1	V_{SS}	DQ_A	DQ_A
Р	DQ_D	DQP_D	V_{SS}	A0	V_{SS}	DQPA	DQ_A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

CY7C1383FV25 (1M x 18)

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC/288M	Α	Α	ADSC	Α	Α	NC/576M
С	NC/144M	Α	Α	V_{DD}	Α	Α	NC/1G
D	DQ _B	NC	V_{SS}	NC	V_{SS}	DQP _A	NC
E	NC	DQ_B	V_{SS}	Œ ₁	V_{SS}	NC	DQ_A
F	V_{DDQ}	NC	V_{SS}	ŌE	V_{SS}	DQ_A	V_{DDQ}
G	NC	DQ_B	\overline{BW}_B	ADV	NC	NC	DQ_A
Н	DQ_B	NC	V_{SS}	GW	V_{SS}	DQ_A	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQ_B	V_{SS}	CLK	V_{SS}	NC	DQ_A
L	DQ _B	NC	NC	NC	\overline{BW}_A	DQ_A	NC
М	V_{DDQ}	DQ_B	V_{SS}	BWE	V_{SS}	NC	V_{DDQ}
N	DQ _B	NC	V_{SS}	A1	V_{SS}	DQ_A	NC
Р	NC	DQPB	V_{SS}	A0	V_{SS}	NC	DQ _A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
Т	NC/72M	Α	Α	NC/36M	Α	Α	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}



Pin Configurations (continued)

165-Ball FBGA Pinout(3 Chip Enable) CY7C1381DV25 (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE ₁	\overline{BW}_C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE ₂	BW _D	BW _A	CLK	GW	ŌE	ADSP	Α	NC/576M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	DQPB
D	DQ_C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V _{SS}	NC	Α	NC	V _{SS}	V_{DDQ}	NC	DQP _A
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α

CY7C1383DV25 (1Mx 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ ₁	\overline{BW}_B	NC	\overline{CE}_3	BWE	ADSC	ADV	Α	Α
В	NC/144M	Α	CE ₂	NC	\overline{BW}_A	CLK	GW	ŌE	ADSP	Α	NC/576M
С	NC	NC	V_{DDQ}	V_{SS}	V _{SS}	V_{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC/1G	DQP _A
D	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
E	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
F	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
G	NC	DQ_B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	NC	DQ_A
Н	V_{SS}	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
K	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V _{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
L	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
M	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	NC
N	DQPB	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Definitions

Synchronous of the CLK if ADSP or ADSC is active LOW, and CE1, CE2, and CE3 21 are sampled active A10, feed the 2-bit counter.	Name	Ю	Description
BWC, BWD Synchronous GRAM. Sampled on the rising edge of CLK. GW Input-Synchronous Global write enable input, active LOW. When asserted LOW on the rising edge of CLK. Synchronous in global write is conducted (all bytes are written, regardless of the values on BW _[AD] and BW CLK. CLK Input-Clock Clock input. Used to capture all synchronous inputs to the device. Also used to increme the burst counter when ADV is asserted LOW, during a burst operation. CE₁ Input-Synchronous Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunctive with CE₂ and CE₃ [²] to select or deselect the device. ADSP is ignored if CE₁ is HIGH. Cis and CE₂ in sampled only when a new external address is loaded. CE₂ Input-Synchronous Chip enable 2 input, active LOW. Sampled on the rising edge of CLK. Used in conjunctive with CE₂ and CE₂ to select or deselect the device. CE₂ is sampled only when a new external address is loaded. OE Input-Synchronous Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunctive with CE₂ and CE₂ to select or deselect the device. CE₂ is sampled only when a new external address is loaded. OE Input-Asynchronous August and CE₂ to select or deselect the device. CE₂ is sampled only when a new external address is loaded. OE Input-Asynchronous August and CE₂ to select or deselect the device. CE₂ is sampled only when a new external address is loaded. ADSP Input-Asynchronous <td>A₀, A₁, A</td> <td>-</td> <td>Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1, \overline{CE}_2, and \overline{CE}_3 are sampled active. $A_{[1:0]}$ feed the 2-bit counter.</td>	A ₀ , A ₁ , A	-	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
Synchronous global write is conducted (all bytes are written, regardless of the values on BW _(AD) and BW Clock Input- Clock Input- Synchronous Input- Synchronous Chip enable 1 Input- Synchronous Chip enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunct with CE₂ and CE₃ (21 to select or deselect the device. ADSP is ignored if CE₁ is HIGH. C is sampled only when a new external address is loaded. CE₂		· ·	Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
Clock	GW		Global write enable input, active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $\overline{BW}_{[A:D]}$ and \overline{BWE}).
Synchronous with CE₂ and CE₃ ^[2] to select or deselect the device. ADSP is ignored if CE₁ is HIGH. C is sampled only when a new external address is loaded. CE₂	CLK		Clock input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when \overline{ADV} is asserted LOW, during a burst operation.
Synchronous with \(\overline{\overline{\mathbb{C}}_1 \) and \(\overline{\overline{\mathbb{C}}_2 \) 2 in select or deselect the device. \(\overline{\mathbb{C}}_2 \) is sampled only when a new external address is loaded. Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunctive with \(\overline{\mathbb{C}}_1 \) and \(\overline{\mathbb{C}}_2 \) to select or deselect the device. \(\overline{\mathbb{C}}_3 \) is sampled only when a new extern address is loaded. OE	CE ₁	· ·	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and $\overline{CE_3}^{[2]}$ to select or deselect the device. \overline{ADSP} is ignored if $\overline{CE_1}$ is HIGH. $\overline{CE_1}$ is sampled only when a new external address is loaded.
Synchronous With CE₁ and CE₂ to select or deselect the device. CE₃ is sampled only when a new extern address is loaded. Output enable, asynchronous input, active LOW. Controls the direction of the IO pins When LOW, the IO pins behave as outputs. When deasserted HIGH, IO pins are tri-state and act as input data pins. OE is masked during the first clock of a read cycle when emergi from a deselected state.	CE ₂	•	
Asynchronous when LOW, the IO pins behave as outputs. When deasserted HIGH, IO pins are tri-state and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state. ADSP Input-Synchronous Increments the address in a burst cycle. ADSP Input-Synchronous Address strobe from processor, sampled on the rising edge of CLK. When asserted, it automatical increments the address in a burst cycle. ADSP Input-Synchronous Address strobe from processor, sampled on the rising edge of CLK, active LOW. Whasserted LOW, addresses presented to the device are captured in the address registers A110 are also loaded into the burst counter. When ADSP and ADSC are both asserted, or ADSP is recognized. ASDP is ignored when CE1 is deasserted HIGH. ADSC Input-Synchronous Address strobe from controller, sampled on the rising edge of CLK, active LOW. Whasserted LOW, addresses presented to the device are captured in the address registers A11.01 are also loaded into the burst counter. When ADSP and ADSC are both asserted, or ADSP is recognized. BWE Input-Synchronous Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. ZZ sleep input. This active HIGH input places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down. DQs IO-Bidirectional data IO lines. As inputs, they feed into an on-chip data register that is trigger by the rising edge of CLK. As outputs, they deliver the data contained in the memory locating specified by the addresses presented during the previous clock rise of the read cycle. Tildirection of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPx are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected	CE ₃ ^[2]	-	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select or deselect the device. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.
Synchronous Increments the address in a burst cycle.	ŌĒ	· ·	Output enable, asynchronous input, active LOW. Controls the direction of the IO pins. When LOW, the IO pins behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. \overline{OE} is masked during the first clock of a read cycle when emerging from a deselected state.
Synchronous asserted LOW, addresses presented to the device are captured in the address registers Af1:01 are also loaded into the burst counter. When ADSP and ADSC are both asserted, or ADSP is recognized. ASDP is ignored when CE1 is deasserted HIGH. Address strobe from controller, sampled on the rising edge of CLK, active LOW. Who asserted LOW, addresses presented to the device are captured in the address registers Af1:01 are also loaded into the burst counter. When ADSP and ADSC are both asserted, or ADSP is recognized. BWE Input- Synchronous Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. ZZ sleep input. This active HIGH input places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down. DQs IO- Synchronous Bidirectional data IO lines. As inputs, they feed into an on-chip data register that is trigger by the rising edge of CLK. As outputs, they deliver the data contained in the memory locating specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPx are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless the state of OE. DQPx IO- Bidirectional data parity IO lines. Functionally, these signals are identical to DQs. During the signals are identical to DQs. During the internal pull to the pins is controlled by DE. DQs. During the identical to DQs. D	ADV		Advance input signal. Sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
Synchronous asserted LOW, addresses presented to the device are captured in the address registers A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, or ADSP is recognized. BWE Input- Synchronous Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. ZZ Input- Asynchronous CZ sleep input. This active HIGH input places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down. DQs IO- Synchronous Bidirectional data IO lines. As inputs, they feed into an on-chip data register that is trigger by the rising edge of CLK. As outputs, they deliver the data contained in the memory locating specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPx are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless the state of OE. DQPx IO- Bidirectional data parity IO lines. Functionally, these signals are identical to DQs. During the content of the provious clock is an active to the read cycle. The provious clock rise of the read	ADSP	· ·	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $ \underline{A_{[1:0]}} \text{ are also loaded into the burst counter. } \underline{When \ \overline{ADSP}} \text{ and } \underline{ADSC} \text{ are both asserted, only } \underline{ADSP} \text{ is recognized. } \underline{ASDP} \text{ is ignored when } \underline{\overline{CE}_1} \text{ is deasserted HIGH.} $
Synchronous be asserted LOW to conduct a byte write. ZZ sleep input. This active HIGH input places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or leading. ZZ pin has an internal pull down. DQs IO- Synchronous Bidirectional data IO lines. As inputs, they feed into an on-chip data register that is trigger by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPx are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless the state of OE. DQPx IO- Bidirectional data parity IO lines. Functionally, these signals are identical to DQs. During the condition of the pins is controlled by OE. Functionally, these signals are identical to DQs. During the state of OE.	ADSC	-	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
Asynchronous condition with data integrity preserved. For normal operation, this pin has to be LOW or leading. ZZ pin has an internal pull down. DQs IO- Synchronous Bidirectional data IO lines. As inputs, they feed into an on-chip data register that is trigger by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPx are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless the state of OE. DQPx IO- Bidirectional data parity IO lines. Functionally, these signals are identical to DQs. During the content of the pins is controlled by OE. DQPx IO- Bidirectional data parity IO lines. Functionally, these signals are identical to DQs. During the content of the pins is controlled by OE.	BWE	· ·	Byte write enable input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
Synchronous by the rising edge of CLK. As outputs, they deliver the data contained in the memory locati specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPx are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless the state of OE. DQPx IO- Bidirectional data parity IO lines. Functionally, these signals are identical to DQs. During the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless the state of OE.	ZZ	•	condition with data integrity preserved. For normal operation, this pin has to be LOW or left
	DQs		Bidirectional data IO lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQ_s and DQP_X are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\text{OE}}$.
	DQP _X		Bidirectional data parity IO lines. Functionally, these signals are identical to DQ_s . During write sequences, DQP_X is controlled by \overline{BW}_X correspondingly.



Pin Definitions (continued)

Name	Ю	Description
MODE	Input-Static	Selects burst order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{DDQ}	IO Power Supply	Power supply for the IO circuitry.
V _{SS}	Ground	Ground for the core of the device.
V_{SSQ}	IO Ground	Ground for the IO circuitry.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit . Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin can be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be left floating or connected to V _{DD} through a pull up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages.
TCK	JTAG- Clock	Clock input to the JTAG circuitry. If the JTAG feature is not used, this pin must be connected to V _{SS} . This pin is not available on TQFP packages.
NC, NC/(36M, 72M, 144M, 288M, 576M, 1G)	-	No Connects . Not internally connected to the die. 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.
V _{SS} /DNU	Ground/DNU	This pin can be connected to ground or can be left floating.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CDV}$) is 6.5 ns (133 MHz device).

The CY7C1381DV25/CY7C1383DV25/CY7C1381FV25/CY7C1383FV25 supports secondary cache in systems using a linear or interleaved burst sequence. The interleaved burst order supports Pentium[®] and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

 $\underline{\mathsf{Byte}}$ write operations are qualified with the byte write enable (BWE) and byte write select (BWX) inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip selects $(\overline{CE}_1, CE_2, \overline{CE}_3^{[2]})$ and an asynchronous output enable (\overline{OE}) provide for easy bank

selection and output tri-state control. $\overline{\text{ADSP}}$ is ignored if $\overline{\text{CE}}_1$ is HIGH.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CE}}_1$, CE_2 , and $\overline{\text{CE}}_3$ [2] are all asserted active, and (2) $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ is asserted LOW (if the access is initiated by $\overline{\text{ADSC}}$, the write inputs must be deserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter and/or control logic, and presented to the memory core. If the $\overline{\text{OE}}$ input is asserted LOW, the requested data will be available at the data outputs with a maximum to $\overline{\text{tCDV}}$ after clock rise. $\overline{\text{ADSP}}$ is ignored if $\overline{\text{CE}}_1$ is HIGH.

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , CE_2 , \overline{CE}_3 [2] are all asserted active, and (2) \overline{ADSP} is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (\overline{GW} , \overline{BWE} , and \overline{BWX}) are ignored during this first clock cycle. If the write inputs are asserted active (see Truth Table for Read/Write [4, 9] on page 10 for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte writes are allowed. All IOs are tri-stated during a byte write. As this is a common IO device, the asynchronous \overline{OE} input signal must be deserted



and the IOs must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of $\overline{\text{OE}}$.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ $\overline{}^{[2]}$ are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deserted HIGH, and (4) the write input signals (GW, $\overline{\text{BWE}}$, and $\overline{\text{BW}}_X$) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter, the control logic, or both, and delivered to the memory core. The information presented to DQ_X will be written into the specified address location. Byte writes are allowed. All IOs are tri-stated when a write is detected, even a byte write. Since this is a common IO device, the asynchronous $\overline{\mathsf{OE}}$ input signal must be deasserted and the IOs must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of $\overline{\mathsf{OE}}$.

Burst Sequences

The CY7C1381DV25/CY7C1383DV25/CY7C1381FV25/CY7C1383FV25 provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by $A_{[1:0]}$, and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode. $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ [2], $\overline{\text{ADSP}}$, and $\overline{\text{ADSC}}$ must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		80	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



Truth Table [4, 5, 6, 7, 8]

Cycle Description	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power Down	None	Н	Χ	Х	L	Х	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Deselected Cycle, Power Down	None	Х	Х	Х	L	Н	L	Х	Х	Х	L-H	Tri-State
Sleep Mode, Power Down	None	Χ	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Χ	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Х	Χ	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Н	Χ	Х	L	Χ	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Χ	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

- 4. X = Don't Care, H = Logic HIGH, L = Logic LOW.
 5. WRITE = L when any one or more byte write enable signals, and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
- The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
- 8. $\overline{\text{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when $\overline{\text{OE}}$ is inactive or when the device is deselected, and all data bits behave as output when $\overline{\text{OE}}$ is active (LOW).



Truth Table for Read/Write [4, 9]

Function (CY7C1381DV25/CY7C1381FV25)	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A (DQ _A , DQP _A)	Н	L	Н	Н	Н	L
Write Byte B (DQ _B , DQP _B)	Н	L	Н	Н	L	Н
Write Bytes A, B (DQ _A , DQ _B , DQP _A , DQP _B)	Н	L	Н	Н	L	L
Write Byte C (DQ _C , DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A (DQ _C , DQ _{A,} DQP _C , DQP _A)	Н	L	Н	L	Н	L
Write Bytes C, B (DQ _C , DQ _B , DQP _C , DQP _B)	Н	L	Н	L	L	Н
Write Bytes C, B, A (DQ_C , DQ_B , DQ_{A} , DQP_C , DQP_B , DQP_A)	Н	L	Н	L	L	L
Write Byte D (DQ _D , DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A (DQ _D , DQ _A , DQP _D , DQP _A)	Н	L	L	Н	Н	L
Write Bytes D, B (DQ _D , DQ _A , DQP _D , DQP _A)	Н	L	L	Н	L	Н
Write Bytes D, B, A (DQ_D , DQ_B , DQ_{A_1} , DQP_D , DQP_B , DQP_A)	Н	L	L	Н	L	L
Write Bytes D, B (DQ _D , DQ _B , DQP _D , DQP _B)	Н	L	L	L	Н	Н
Write Bytes D, B, A (DQ_D , DQ_C , DQ_{A} , DQP_D , DQP_C , DQP_A)	Н	L	L	L	Н	L
Write Bytes D, C, A (DQ_D , DQ_B , DQ_{A} , DQP_D , DQP_B , DQP_A)	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Truth Table for Read/Write [4, 9]

Function (CY7C1383DV25/CY7C1383FV25)	GW	BWE	BW _B	BW _A
Read	Н	Н	X	Х
Read	Н	L	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	L	Н
Write All Bytes	Н	L	L	L
Write All Bytes	L	X	Х	Х

Note

^{9.} Table only lists a partial listing of the byte write combinations. Any combination of \overline{BW}_X is valid. Appropriate write will be done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1381DV25/CY7C1383DV25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V IO logic levels.

The CY7C1381DV25/CY7C1383DV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull up resistor. TDO may be left unconnected. Upon power up, the device will come up in a reset state, which will not interfere with the operation of the device.

TAP Controller State Diagram



The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See TAP Controller Block Diagram).

Test Data-Out (TDO)

The TDO output ball is used to serially clock data out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See TAP Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.





When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to allow for fault isolation of the board level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM IO ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The boundary scan order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

(ID) Register

The ID register is loaded with a vendor specific 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 14.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in Identification Codes on page 15. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state, when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

IDCODE

The IDCODE instruction causes a vendor specific 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows

the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. The SAMPLE Z command places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture <u>all o</u>ther signals and simply ignore the value of the CK and \overline{CK} captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required; that is, while data captured is shifted out, the preloaded data is shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST Output Bus Tri-State

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #85 (for 119-BGA package) or bit #89 (for 165-fBGA package). When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the Update-DR state in



the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell will latch into the preload

register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing



TAP AC Switching Characteristics

Over the Operating Range [10, 11]

Parameter	Description	Min.	Max.	Unit
Clock	·			•
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH time	20		ns
t _{TL}	TCK Clock LOW time	20		ns
Output Times		1		•
t _{TDOV}	TCK Clock LOW to TDO Valid		10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns
Setup Times	·			•
t _{TMSS}	TMS Setup to TCK Clock Rise	5		ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5		ns
t _{CS}	Capture Setup to TCK Rise	5		ns
Hold Times	·			•
t _{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns

Notes

^{10.} t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.


^{11.} Test conditions are specified using the load in TAP AC test conditions. t_R/t_F = 1 ns.



2.5V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

2.5V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions

 $(0^{\circ}\text{C} < \text{TA} < +70^{\circ}\text{C}; V_{DD} = 2.5\text{V} \pm 0.125\text{V} \text{ unless otherwise noted})^{[12]}$

Parameter	Description	Test Conditions		Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}, V_{DDQ} = 2.5V$		2.0		V
V _{OH2}	Output HIGH Voltage	$I_{OH} = -100 \mu A, V_{DDQ} = 2.5V$		2.1		V
V _{OL1}	Output LOW Voltage	I _{OL} = 8.0 mA, V _{DDQ} = 2.5V			0.4	V
V_{OL2}	Output LOW Voltage	I _{OL} = 100 μA	$V_{DDQ} = 2.5V$		0.2	V
V _{IH}	Input HIGH Voltage		$V_{DDQ} = 2.5V$	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		$V_{DDQ} = 2.5V$	-0.3	0.7	V
I _X	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$	•	-5	5	μA

Identification Register Definitions

Instruction Field	CY7C1381DV25/ CY7C1381FV25 (512K x 36)	CY7C1383DV25/ CY7C1383FV25 (1 Mbit x 18)	Description
Revision Number (31:29)	000	000	Describes the version number
Device Depth (28:24)	01011	01011	Reserved for internal use.
Device Width (23:18) 119-BGA	101001	101001	Defines the memory type and architecture
Device Width (23:18) 165-FBGA	000001	000001	Defines the memory type and architecture
Cypress Device ID (17:12)	100101	010101	Defines the width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction Bypass	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	85
Boundary Scan Order (165-ball FBGA package)	89	89



Identification Codes

Instruction	Code	Description
EXTEST	000	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use. This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures IO ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use. This instruction is reserved for future use.
RESERVED	110	Do Not Use. This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

119-Ball BGA Boundary Scan Order [13, 14]

Bit #	Ball ID
1	H4
2	T4
3	T5
4	T6
5	R5
6	L5
7	R6
8	U6
9	R7
10	T7
11	P6
12	N7
13	M6
14	L7
15	K6
16	P7
17	N6
18	L6
19	K7
20	J5
21	H6
22	G7

Bit #	Ball ID
23	F6
24	E7
25	D7
26	H7
27	G6
28	E6
29	D6
30	C7
31	B7
32	C6
33	A6
34	C5
35	B5
36	G5
37	B6
38	D4
39	B4
40	F4
41	M4
42	A5
43	K4
44	E4

Bit #	Ball ID
45	G4
46	A4
47	G3
48	C3
49	B2
50	В3
51	A3
52	C2
53	A2
54	B1
55	C1
56	D2
57	E1
58	F2
59	G1
60	H2
61	D1
62	E2
63	G2
64	H1
65	J3
66	2K

Bit#	Ball ID
67	L1
68	M2
69	N1
70	P1
71	K1
72	L2
73	N2
74	P2
75	R3
76	T1
77	R1
78	T2
79	L3
80	R2
81	T3
82	L4
83	N4
84	P4
85	Internal

Notes

^{13.} Balls that are NC (No Connect) are preset LOW.

^{14.} Bit #85 is preset HIGH.



165-Ball BGA Boundary Scan Order [13, 15]

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11
26	E11
27	D11
28	G10
29	F10
30	E10

D:4 #	Dall ID			
Bit #	Ball ID			
31	D10			
32	C11			
33	A11			
34	B11			
35	A10			
36	B10			
37	A9			
38	B9			
39	C10			
40	A8			
41	B8			
42	A7			
43	B7			
44	B6			
45	A6			
46	B5			
47	A5			
48	A4			
49	B4			
50	B3			
51	A3			
52	A2			
53	B2			
54	C2			
55	B1			
56	A1			
57	C1			
58	D1			
59	E1			
60	F1			

Bit #	Ball ID
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal



CY7C1381DV25, CY7C1381FV25 CY7C1383DV25, CY7C1383FV25

Maximum Ratings

DC Input Voltage	.–0.5V to V _{DD} + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V_{DD}	V_{DDQ}
Commercial	0°C to +70°C	$2.5V \pm 5\%$	2.5V - 5%
Industrial	–40°C to +85°C		to V _{DD}

Electrical Characteristics

Over the Operating Range [16, 17]

Parameter	Description	Test Conditions			Max.	Unit
V_{DD}	Power Supply Voltage		2.375	2.625	V	
V_{DDQ}	IO Supply Voltage	for 2.5V IO		2.375	V_{DD}	V
V _{OH}	Output HIGH Voltage	for 2.5V IO, I _{OH} = -1.0 mA		2.0		V
V _{OL}	Output LOW Voltage	for 2.5V IO, I _{OL} = 1.0 mA			0.4	V
V _{IH}	Input HIGH Voltage [16]	for 2.5V IO		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage [16]	for 2.5V IO		-0.3	0.7	V
I _X	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		– 5	5	μА
	Input Current of MODE	Input = V _{SS}		-30		μΑ
		Input = V _{DD}				μΑ
	Input Current of ZZ Input = V _{SS}			- 5		μА
		Input = V _{DD}			30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{DD_1}$ Output Disabled			5	μΑ
I _{DD}	V _{DD} Operating Supply Current	$V_{DD} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz		210	mA
			10-ns cycle, 100 MHz		175	mA
I _{SB1}	Automatic CE	Max. V _{DD} , Device Deselected,	7.5-ns cycle, 133 MHz		140	mA
	Power Down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$, inputs switching	10-ns cycle, 100 MHz		120	
I _{SB2}	Automatic CE Power Down Current—CMOS Inputs	$\begin{array}{ll} \text{Max. V}_{DD}, \text{ Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ \text{f = 0, inputs static} \end{array} \hspace{0.2cm} \text{All speeds}$			70	mA
I _{SB3}	Automatic CE	Max. V _{DD} , Device Deselected,	7.5-ns cycle, 133 MHz		130	mA
	Power Down Current—CMOS Inputs	$V_{IN} \ge V_{DDQ}^{-} - 0.3V$ or $V_{IN} \le 0.3V$, $f = f_{MAX}$, inputs switching	10-ns cycle, 100 MHz		110	mA
I _{SB4}	Automatic CE Power Down Current—TTL Inputs				80	mA

Notes

^{16.} Overshoot: $V_{IH}(AC) < V_{DD} + 1.5V$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$).

^{17.} $T_{power \, up}$: assumes a linear ramp from 0V to $V_{DD}(min.)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Capacitance [18]


Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	8	9	pF
C _{CLK}	Clock Input Capacitance	$V_{DD}/V_{DDQ} = 2.5V$	5	8	9	pF
C _{IO}	Input/Output Capacitance		5	8	9	pF

Thermal Resistance [18]

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and	28.66	23.8	20.7	°C/W
Θ ^{JC}	Thermal Resistance (Junction to Case)	procedures for measuring thermal impedance, in accordance with EIA/JESD51.	4.08	6.2	4.0	°C/W

AC Test Loads and Waveforms

2.5V IO Test Load



^{18.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range [19, 20]

D	Donovinski ov	133 MHz		100 MHz		11!4
Parameter	Description	Min.	Max.	Min.	Max.	Unit
t _{POWER}	V _{DD} (Typical) to the first Access [21]	1		1		ms
Clock	•	•	•		•	
t _{CYC}	Clock Cycle Time	7.5		10		ns
t _{CH}	Clock HIGH	2.1		2.5		ns
t _{CL}	Clock LOW	2.1		2.5		ns
Output Times	·	•	•		•	
t _{CDV}	Data Output Valid After CLK Rise		6.5		8.5	ns
t _{DOH}	Data Output Hold After CLK Rise	2.0		2.0		ns
t _{CLZ}	Clock to Low-Z [22, 23, 24]	2.0		2.0		ns
t _{CHZ}	Clock to High-Z [22, 23, 24]	0	4.0	0	5.0	ns
t _{OEV}	OE LOW to Output Valid 3.2		3.8	ns		
t _{OELZ}	OE LOW to Output Low-Z [22, 23, 24]	0	0 0			ns
t _{OEHZ}	OE HIGH to Output High-Z [22, 23, 24]		4.0		5.0	ns
Setup Times	•	•	•		•	
t _{AS}	Address Setup Before CLK Rise	1.5		1.5		ns
t _{ADS}	ADSP, ADSC Setup Before CLK Rise	1.5		1.5		ns
t _{ADVS}	ADV Setup Before CLK Rise	1.5		1.5		ns
t _{WES}	GW, BWE, BW _[A:D] Setup Before CLK Rise	1.5		1.5		ns
t _{DS}	Data Input Setup Before CLK Rise	1.5		1.5		ns
t _{CES}	Chip Enable Setup	1.5		1.5		ns
Hold Times	·					
t _{AH}	Address Hold After CLK Rise 0.5 0.5			ns		
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.5 0.5			ns	
t _{WEH}	GW, BWE, BW _[A:D] Hold After CLK Rise	0.5 0.5			ns	
t _{ADVH}	ADV Hold After CLK Rise	0.5 0.5			ns	
t _{DH}	Data Input Hold After CLK Rise	0.5		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.5		0.5		ns


Notes

- 19. Timing reference level is 1.25V.
- 20. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
- 21. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially, before a read or write operation can be initiated.
- 22. t_{CHZ}, t_{CLZ}, t_{CLZ}, t_{CLZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
 23. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
- 24. This parameter is sampled and not 100% tested.



Timing Diagrams

Read Cycle Timing [25]




Note 25. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.



Timing Diagrams (continued)

Write Cycle Timing [25, 26]




Note

26. Full width write can be initiated by either $\overline{\text{GW}}$ LOW, or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW and $\overline{\text{BW}}_{X}$ LOW.



Timing Diagrams (continued)

Read/Write Cycle Timing [25, 27, 28]




Notes

27. The data bus (Q) remains in high-Z following a write cycle, unless a new read access is initiated by ADSP or ADSC. 28. $\overline{\text{GW}}$ is HIGH.



Timing Diagrams (continued)

ZZ Mode Timing [29, 30]



Notes
29. Device must be deselected when entering ZZ sleep mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 30. DQs are in high-Z when exiting ZZ sleep mode.



Ordering Information


Not all of the speed, package, and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1381DV25-133AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1383DV25-133AXC			
	CY7C1381FV25-133BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1383FV25-133BGC			
	CY7C1381FV25-133BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1383FV25-133BGXC			
	CY7C1381DV25-133BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1383DV25-133BZC			
	CY7C1381DV25-133BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1383DV25-133BZXC			
	CY7C1381DV25-133AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1383DV25-133AXI			
	CY7C1381FV25-133BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1383FV25-133BGI			
	CY7C1381FV25-133BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
CY	CY7C1383FV25-133BGXI			
	CY7C1381DV25-133BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1383DV25-133BZI			
	CY7C1381DV25-133BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1383DV25-133BZXI			
100	CY7C1381DV25-100AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1383DV25-100AXC			
	CY7C1381FV25-100BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1383FV25-100BGC			
	CY7C1381FV25-100BGXC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1383FV25-100BGXC			
	CY7C1381DV25-100BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1383DV25-100BZC			
	CY7C1381DV25-100BZXC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1383DV25-100BZXC			
	CY7C1381DV25-100AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1383DV25-100AXI			
	CY7C1381FV25-100BGI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1383FV25-100BGI			
	CY7C1381FV25-100BGXI	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1383FV25-100BGXI]		
	CY7C1381DV25-100BZI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1383DV25-100BZI	1		
	CY7C1381DV25-100BZXI	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	1	1	I	1



Package Diagrams


Figure 1. 100-Pin Thin Plastic Quad Flat pack (14 x 20 x 1.4 mm) (51-85050)





Package Diagrams (continued)


Figure 2. 119-Ball BGA (14 x 22 x 2.4 mm) (51-85115)





Package Diagrams (continued)

Figure 3. 165-Ball FBGA (13 x 15 x 1.4 mm) (51-85180)



Intel and Pentium are registered trademarks, and i486 is a trademark of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

Document Title: CY7C1381DV25/CY7C1383DV25/CY7C1381FV25/CY7C1383FV25, 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	254518	See ECN	RKF	New data sheet
*A	288531	See ECN	SYT	Edited description under "IEEE 1149.1 Serial Boundary Scan (JTAG)" for non-compliance with 1149.1 Removed 117Mhz Speed Bin Added Pb-free information for 100-Pin TQFP, 119 BGA and 165 FBGA Packages Added comment of 'Pb-free BG packages availability' below the Ordering Information
*B	326078	See ECN	PCI	Address expansion pins/balls in the pinouts for all packages are modified a per JEDEC standard Added description on EXTEST Output Bus Tri-State Changed description on the Tap Instruction Set Overview and Extest Changed Device Width (23:18) for 119-BGA from 000001 to 101001 Added separate row for 165 -FBGA Device Width (23:18) Changed Θ_{JA} and Θ_{JC} for TQFP Package from 31 and 6 °C/W to 28.66 ar 4.08 °C/W respectively Changed Θ_{JA} and Θ_{JC} or BGA Package from 45 and 7 °C/W to 23.8 and 6 °C/W respectively Changed Θ_{JA} and Θ_{JC} for FBGA Package from 46 and 3 °C/W to 20.7 and 4.0 °C/W respectively Modified V_{OL} , V_{OH} test conditions Removed comment of 'Pb-free BG packages availability' below the Orderir Information Updated Ordering Information Table
*C	416321	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 fro "3901 North First Street" to "198 Champion Court" Changed the description of I_X from Input Load Current to Input Leakage Current on page# 17 Changed the I_X current values of MODE on page # 18 from $-5~\mu A$ and $30~\mu Changed the I_X current values of ZZ on page # 18 from -30~\mu A and 5~\mu A Changed the I_X current values of ZZ on page # 18 from -30~\mu A and 5~\mu A to -5~\mu A and 30~\mu A Changed V_{IH} \leq V_{DD} to V_{IH} < V_{DD}on page # 18 Replaced Package Name column with Package Diagram in the Ordering Information table$
*D	475009	See ECN	VKN	Converted from Preliminary to Final. Added the Maximum Rating for Supply Voltage on V_{DDQ} Relative to GNE Changed t_{TH} , t_{TL} from 25 ns to 20 ns and t_{TDOV} from 5 ns to 10 ns in TAI AC Switching Characteristics table. Updated the Ordering Information table.
*E	793579	See ECN	VKN	Added Part numbers CY7C1381FV25 and CY7C1383FV25 Added footnote# 3 regarding Chip Enable Updated Ordering Information table