

16384 BIT BIPOLAR TTL

PROGRAMMABLE READ ONLY MEMORY


Description

The µPB419C and µPB419D are high speed, electrically programmable, fully decoded 16384 bit TTL read only memories. On-chip address decoding, two chip select inputs and three-state outputs allow easy expansion of memory capacity. The µPB419C and µPB419D are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

Features

- 2048 WORDS x 8 BITS organization (Fully decoded)
- TTL Interface
- : 50 ns MAX. (µPB419-2) Fast read access time
- : 500 mW TYP. Medium power consumption
- Two chip select inputs for memory expansion
- Three-state outputs
- Cerdip 24-Lead Dual In-Line Package (µPB419D)
- Plastic 24-Lead Dual In-Line Package (µPB419C)
- : 200 µs/bit TYP. Fast Programming time
- Replaceable with : Intel's 2716 and equivalent devices (as a ROM)

Connection Diagram (Top View)



Pin names

A0 - A10 : Address Inputs : Data Outputs 01 - 08CS1, CS2 : Chip Select Inputs : No Connection NC VCC : Power Supply (+5V)

: Ground



Operation


1. Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First, the desired word is selected by the eleven address inputs in TTL levels. Either or both of the two Chip Select inputs CS1 and CS2 should be at a logical one. Secondly, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

2. Reading

To read the memory, Both of the two Chip Select inputs must be held at a logical zero. The outputs then correspond to the data programmed in the selected words. When either or both of the two Chip Select inputs are at a logical one, all the outputs will be floating.

Logic Diagram





ABSOLUTE MAXIMUM RATINGS

Supply Voltage	Vcc	-0.5 to +7.0	V
Input Voltage	VI	-0.5 to +5.5	V
Output Voltage	Vo	-0.5 to +5.5	V
Output Current	. Io	50	mA
Operating Temperature	Topt	-25 to +75	°C
Storage Temperature			
Cerdip Package	T_{stg}	-65 to +150	°C
Plastic Package	T_{stg}	-55 to +125	°C

D.C. CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_a = 0 to +75 °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST COND	DITIONS
Input High Voltage	ViH	2.0			V		
Input Low Voltage	VIL			0.85	٧		
Input High Current	ЧН			40	μΑ	V ₁ =5.5 V	V _{CC} =5.5 V
Input Low Current	-115			0.25	mA	V ₁ =0.4 V	V _{CC} =5.5 V
Output Low Voltage	VOL			0.45	V	IO=16 mA	V _{CC} =4.5 V
Output Leakage Current	IOFF1			40	μА	V _O =5.5 V	V _{CC} =5.5 V
Output Leakage Current	-loff2			40	μА	V _O =0.4 V	V _{CC} =5.5 V
Input Clamp Voltage	-VIC			1.2	V	I _I =-18 mA	V _{CC} =4.5 V
Power Supply Current	Icc		100	160	mA	All Inputs Groun	nded.VCC=5.5 V
Output High Voltage	Voн	2.4			V	I _O =-2.4 mA	V _{CC} =4.5 V
Output Short Circuit Current	-ISC	20		70	mA	∨ _O =0 ∨	

CAPACITANCE (V_{CC} = 5 V, f = 1 MHz, T_a = 25 °C)

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	CIN		8	рF	V _{IN} = 2.5 V
Output Capacitance	COUT		10	pF	V _{OUT} = 2.5 V

A.C. CHARACTERISTICS (VCC = 4.5 to 5.5 V, $T_a = 0$ to +75 °C)

0114 5 4 075 510710	CVAADOL		19C-2 19D-2		19C-1 19D-1		419C 419D	UNIT
CHARACTERISTIC	SYMBOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	OIVIII
Address Access Time	tAA		50		60		70	ns
Chip Select Access Time	tACS		30		40		50	ns
Chip Select Disable Time	tDCS		30		40		50	ns


Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level,

less than 10 ns for both rise and fall times.

Note 3. Measurement References: 1.5 V for both inputs and outputs.

Note 4. C_L in Fig. 1 includes jig and probe stray capacitances.





Programming Specification

It is imperative that this specification be rigorously observed in order to correctly program the $\mu PB419C$ and $\mu PB419D.$ NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ±5	°C	
Programming Pulse			
Amplitude	200 ±5 %	mA	
Clamp Voltage	28 +0 % -2 %	\ \ \	
Ramp Rate (Both in Rise and in Fall)	70 MAX.	V/ µ s	
Pulse Width	7.5 ±5 %	μs	15 V point/150 Ω load.
Duty Cycle	70 % MIN.		
Sense Current			
Amplitude	20 ±0.5	mA	
Clamp Voltage	28 +0 % -2 %	\ \ \	
Ramp Rate	70 MAX.	V/µs	15 V point/150 Ω load.
Sense Current Interruption before and after address change	10 MIN.	μs	
Programming V _{CC}	5.0 +5 % -0 %	V	
Maximum Sensed Voltage* for programmed "1"	7.0 ±0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	μs	

A bit is judged to be programmed when two successive sense readings 10 µs apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied and the pulse train, then the sense current is terminated.





Fig. 2 Typical Output Voltage Waveform.



Package Dimensions

24PIN Plastic DIP

item	Millimeters
A	33.02 max
В	2.54 max
С	2.54 [TP]
D	.50 ± .10
Ε	27.94
F	1.2 min
G	3.5 ± 0.3
Н	.51 min
ı	4.31 max
J	5.72 max
K	15.24 [TP]
L	13.2
M	.25 ^{+.10} 05



24PIN Cerdip

item	Millimeters		
A	33.02 max		
В	2.54 max		
C,	2.54 [TP]		
D	.50 ± .010		
E	27.94		
F	1.2 min		
G.	3.0 ± .3		
Н	.51 min		
1	3.80		
J	5.08 max		
K	15.24 [TP]		
L	13.21		
M	.25 ± .05		

