

4096 BIT BIPOLAR TTL

PROGRAMMABLE READ ONLY MEMORY

Description

The µPB424C and µPB424D are high speed, electrically programmable, fully decoded 4096 bit TTL read only memories. On-chip address decoding, chip select input and three-state outputs allow easy expansion of memory capacity. μPB424C and μPB424D are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

Features

- 512 WORDS x 8 BITS organization (Fully decoded)
- TTL Interface
- Fast read access time : 40 ns MAX. (µPB424-1)
- Medium power consumption : 500 mW TYP.
- A chip select input for memory expansion
- Three-state outputs
- Plastic 20-Lead Dual In-Line Package (µPB424C) Cerdip 20-Lead Dual In-Line Package (µPB424D)
- Fast programming time : 200 µs/bit TYP.
- : MMI's 63S481, Harris' HM7649 and Replaceable with equivalent devices (as a ROM)

Connection Diagram (Top View)

	,		
A0 [1 1	20	□ vcc
A1	_ 2	19	□ ^8
A2	3 ։	18	A7
Аз	□ 4	17	☐ A6
A 4 l	□ 5	16	☐ A5
01	□ 6	15	□ cs
02	□ 7	14	08
03	□ 8	13	□ 07
04	□ 9	12	□ 06
GND	□10	11	□ 05

Pin names:

An to As : Address Inputs : Data Outputs

01 to 08 CS : Chip Select Inputs (Active Low)

VCC : Power Supply (+5V)

: Ground GND



Operation


1. Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First the Chip Select input CS must be a logical one in order to disable the outputs. Second, the desired word is selected by the nine address inputs in TTL levels. Third, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

2. Reading

To read the memory, the Chip Select input must be a logical lero. The outputs then correspond to the data programmed in the selected words. When the Chip Select input is a logical one, all the outputs will be high (floating).

Logic Diagram





ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE	Vcc	-0.5 to +7.0	٧
INPUT VOLTAGE	VI	-0.5 to +5.5	V
OUTPUT VOLTAGE	Vo	-0.5 to $+5.5$	٧
OUTPUT CURRENT	lo	50	mΑ
OPERATING TEMPERATURE	T_{opt}	-25 to +75	°C
STORAGE TEMPERATURE CERDIP PACKAGE	T _{stg}	-65 to +150 -55 to +125	°C
PLASTIC PACKAGE	Tstg	-95 10 + 125	U

D.C.CHARACTERISTICS (V_{CC}=4.5 to 5.5 V, T_a =0 to +75 °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CON	DITIONS
Input High Voltage	VIH	2.0			٧		
Input Low Voltage	VIL			0.85	٧		
Input High Current	ЧН			40	μА	V ₁ =5.5 V	V _{CC} =5.5 V
Input Low Current	-IIL			0.25	mA	V _I =0.4 V	V _{CC} =5.5 V
Output Low Voltage	VOL			0.45	V	I _O =16 mA	V _{CC} =4.5 V
Output Leakage Current	IOFF1			40	μА	V _O =5.5 V	V _{CC} =5.5 V
Output Leakage Current	-loff2			40	μΑ	V _O =0.4 V	V _{CC} =5.5 V
Input Clamp Voltage	-VIC			1.2	V	I _I =-18 mA	V _{CC} =4.5 V
Power Supply Current	ICC	1	100	150	mA	All Inputs Grou	inded.V _{CC} =5.5 V
Output High Voltage	VOH	2.4			V	IO=-2.4 mA	V _{CC} =4.5 V
Output Short Circuit Current	-ISC	15		60	mA	V _O =0 V	

CAPACITANCE (V_{CC}=5 V, f=1 MHz, T_a=25 °C)

CHARACTERISTIC	SYMB0L	MIN.	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	C _{IN}		8	pF	V _{IN} =2.5 V
Output Capacitance	Соит		10	pF	V _{0UT} =2.5 V

A.C. CHARACTERISTICS (VCC=4.5 to 5.5 V, Ta=0 to +75°C)

Oh a va ataviatia	Symbol	μPB424C/D-1		μPB424C/D		Unit
Characteristic	Syllibol	min.	max.	min.	max.	5
Address Access Time	tAA		40		50	ns
Chip Select Access Time	tACS		30		30	ns
Chip Select Disable Time	tDCS		30		30	ns


Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level,

less than 10 ns for both rise and fall times.

Note 3. Measurement References: 1.5 V for both inputs and outputs.

Note 4. CL in Fig. 1 includes jig and probe stray capacitances.





Programming Specification

It is imperative that this specification be rigorously observed in order to correctly program the $\mu PB424C$ and $\mu PB424D$. NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

CHARACTERISTIC	LIMIT	UNIT	NOTES	
Ambient Temperature	25 + 5	c		
Programming Pulse				
Amplitude	200 + 5 %	mΑ		
Clamp Voltage	28 +0 % - 2 %	V		
Ramp Rate (Both in Rise and in Fall)	70 MAX.	V _{ju} s		
Pulse Width	7.5 ± 5 %	us	15 V point/150 Ω load.	
Duty Cycle	70 % MIN.		, , , , , , , , , , , , , , , , , , ,	
Sense Current				
Amplitude	20 ± 0.5	mΑ		
Clamp Voltage	28 +0 % -2 %	V		
Ramp Rate	70 MAX.	V us	15 V point/150 Ω load.	
Sense Current Interruption before and after address change	10 MIN.	μS	, ,	
Programming V _{CC}	5.0 +5 % -0 %	V		
Maximum Sensed Voltage * for programmed "1"	7.0 ± 0.1	V		
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	μS		

A bit is judged to be programmed when two successive sense readings 10 µs apart with no intervening programming
pulse, pass the limit. When this condition has been met, four additional pulses are applied and the pulse train,
then the sense current is terminated.

Fig. 2 Typical Output Voltage Waveform.



Package Dimensions

20PIN Plastic DIP

