72Mb DDRII SRAM Specification

165 FBGA with Pb & Pb-Free (RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.



Document Title

2Mx36-bit, 4Mx18-bit DDR II SIO b2 SRAM

Revision History

<u>Rev. No.</u>	History	Draft Date	<u>Remark</u>
0.0	1. Initial document.	Mar. 9, 2003	Advance
0.1	 Correct the JTAG ID register definition Correct the AC timing parameter (delete the tKHKH Max value) 	Mar. 20, 2003	Preliminary
0.2	1. Add the Power-on Sequence specification	Aug. 16, 2004	Preliminary
0.3	1. Correct the pin name table	Oct. 18, 2004	Preliminary
0.4	1. Update the power consumption (Icc & Isb)	May. 17, 2005	Preliminary
1.0	1. Finalize the datasheet	Aug. 2, 2005	Final
1.1	1. Add Pb-free comment 2. Change the Max. clock cycle time in AC TIMING CHARACTERIS- TICS	Jul. 6, 2006	Final
1.2	1. Correct the pin name table	Jan. 23, 2007	Final
1.3	1. Add Detail Specification of Power up Sequence	Mar. 5, 2007	Final



2Mx36-bit, 4Mx18-bit DDR II SIO b2 SRAM

FEATURES

- 1.8V+0.1V/-0.1V Power Supply.
- DLL circuitry for wide output data valid window and future frequency scaling.
- I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/ -0.1V for 1.8V I/O.
- Separate independent read and write data ports
- HSTL I/O
- Synchronous pipeline read with self timed late write.
- Registered address, control and data input/output.
- Full data coherency, providing most current data.
- DDR (Double Data Rate) Interface on read and write ports.
- Fixed 2-bit burst for both read and write operation.
- Clock-stop supports to reduce current.
- Two input clocks (K and $\overline{\rm K})$ for accurate DDR timing at clock rising edges only.
- Two input clocks for output data (C and C) to minimize clock-skew and flight-time mismatches.
- Two echo clocks (CQ and CQ) to enhance output data traceability.
- Single address bus.
- Byte write function.
- Simple depth expansion with no data contention.
- Programmable output impedance.
- JTAG 1149.1 compatible test access port.
- 165FBGA(11x15 ball array FBGA) with body size of 15x17mm & Lead Free


Org.	Part Number	Cycle Time	Access Time	Unit	RoHS Avail.
	K7J643682M-F(E)C(I)30	3.3	0.45	ns	\checkmark
X36	K7J643682M-F(E)C(I)25	4.0	0.45	ns	\checkmark
	K7J643682M-FC(I)20	5.0	0.45	ns	•
	K7J643682M-FC(I)16	6.0	0.50	ns	•
	K7J641882M-F(E)C(I)30	3.3	0.45	ns	\checkmark
X18	K7J641882M-F(E)C(I)25	4.0	0.45	ns	\checkmark
	K7J641882M-FC(I)20	5.0	0.45	ns	•
	K7J641882M-FC(I)16	6.0	0.50	ns	•

* -F(E)C(I)

F(E) [Package type]: E-Pb Free, F-Pb

C(I) [Operating Temperature]: C-Commercial, I-Industrial

FUNCTIONAL BLOCK DIAGRAM



Notes: 1. Numbers in () are for x18 device.

DDR II SRAM and Double Data Rate II comprise a new family of products developed by Cypress, Renesas, IDT, NEC and Samsung technology.



2Mx36 & 4Mx18 DDR II SIO b2 SRAM

PIN CONFIGURATIONS(TOP VIEW) K7J643682M(2Mx36)

			` `	,	_		_	_	•		
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA*	SA	R/W	BW2	ĸ	BW1	LD	SA	NC/SA*	CQ
В	Q27	Q18	D18	SA	BW3	К	BW ₀	SA	D17	Q17	Q8
С	D27	Q28	D19	Vss	SA	SA	SA	Vss	D16	Q7	D8
D	D28	D20	Q19	Vss	Vss	Vss	Vss	Vss	Q16	D15	D7
Е	Q29	D29	Q20	Vddq	Vss	Vss	Vss	Vddq	Q15	D6	Q6
F	Q30	Q21	D21	Vddq	Vdd	Vss	Vdd	Vddq	D14	Q14	Q5
G	D30	D22	Q22	Vddq	Vdd	Vss	Vdd	Vddq	Q13	D13	D5
н	Doff	VREF	Vddq	Vddq	Vdd	Vss	Vdd	Vddq	Vddq	VREF	ZQ
J	D31	Q31	D23	Vddq	Vdd	Vss	Vdd	Vddq	D12	Q4	D4
к	Q32	D32	Q23	Vddq	Vdd	Vss	Vdd	Vddq	Q12	D3	Q3
L	Q33	Q24	D24	Vddq	Vss	Vss	Vss	Vddq	D11	Q11	Q2
М	D33	Q34	D25	Vss	Vss	Vss	Vss	Vss	D10	Q1	D2
Ν	D34	D26	Q25	Vss	SA	SA	SA	Vss	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	С	SA	SA	Q9	D0	Q0
R	TDO	TCK	SA	SA	SA	C	SA	SA	SA	TMS	TDI

Notes: 1. * Checked No Connect(NC) pins are reserved for higher density address, i.e. 10A for 144Mb and 2A for 288Mb.

2. BWo controls write to D0:D8, BW1 controls write to D9:D17, BW2 controls write to D18:D26 and BW3 controls write to D27:D35.

PIN NAME

SYMBOL	PIN NUMBERS	DESCRIPTION	NOTE
K, K	6B, 6A	Input Clock	
C, C	6P, 6R	Input Clock for Output Data	1
CQ, CQ	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable when low	
SA	3A,9A,4B,8B,5C-7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-35	10P,11N,11M,10K,11J,11G,10E,11D,11C,10N,9M,9L 9J,10G,9F,10D,9C,9B,3B,3C,2D,3F,2G,3J,3L,3M,2N 1C,1D,2E,1G,1J,2K,1M,1N,2P	Data Inputs	
Q0-35	11P,10M,11L,11K,10J,11F,11E,10C,11B,9P,9N,10L 9K,9G,10F,9E,9D,10B,2B,3D,3E,2F,3G,3K,2L,3N 3P,1B,2C,1E,1F,2J,1K,1L,2M,1P	Data Outputs	
R/W	4A	Read, Write Control Pin, Read active when high	
LD	8A	Synchronous Load Pin, bus Cycle sequence is to be defined when low	
BW0, BW1,BW2, BW3	7B,7A,5A,5B	Block Write Control Pin, active when low	
VREF	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	2
Vdd	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (1.8 V)	
Vddq	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V or 1.8V)	
Vss	10A,4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M, 8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	2A,10A	No Connect	3

Notes: 1. C, \overline{C} , K or \overline{K} cannot be set to VREF voltage.

2. When ZQ pin is directly connected to Vbb output impedance is set to minimum value and it cannot be connected to ground or left unconnected. 3. Not connected to chip pad internally.



2Mx36 & 4Mx18 DDR II SIO b2 SRAM

PIN CONFIGURATIONS(TOP VIEW) K7J641882M(4Mx18)

		•	•		-	•	-	•	•	40	44
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA*	SA	R/W	BW1	ĸ	NC	LD	SA	SA	CQ
В	NC	Q9	D9	SA	NC	К	BW ₀	SA	NC	NC	Q8
С	NC	NC	D10	Vss	SA	SA	SA	Vss	NC	Q7	D8
D	NC	D11	Q10	Vss	Vss	Vss	Vss	Vss	NC	NC	D7
Е	NC	NC	Q11	Vddq	Vss	Vss	Vss	Vddq	NC	D6	Q6
F	NC	Q12	D12	Vddq	Vdd	Vss	Vdd	Vddq	NC	NC	Q5
G	NC	D13	Q13	Vddq	Vdd	Vss	Vdd	Vddq	NC	NC	D5
н	Doff	VREF	Vddq	Vddq	Vdd	Vss	Vdd	Vddq	Vddq	Vref	ZQ
J	NC	NC	D14	Vddq	Vdd	Vss	Vdd	Vddq	NC	Q4	D4
к	NC	NC	Q14	Vddq	Vdd	Vss	Vdd	Vddq	NC	D3	Q3
L	NC	Q15	D15	Vddq	Vss	Vss	Vss	Vddq	NC	NC	Q2
м	NC	NC	D16	Vss	Vss	Vss	Vss	Vss	NC	Q1	D2
Ν	NC	D17	Q16	Vss	SA	SA	SA	Vss	NC	NC	D1
Р	NC	NC	Q17	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	ТСК	SA	SA	SA	C	SA	SA	SA	TMS	TDI

Notes: 1. * Checked No Connect (NC) pins are reserved for higher density address, i.e. 2A for 144Mb. 2. BW₀ controls write to D0:D8 and BW₁ controls write to D9:D17.

PIN NAME

SYMBOL	PIN NUMBERS	DESCRIPTION	NOTE
<u>к</u> , <u>к</u>	6B, 6A	Input Clock	
C, <u>C</u>	6P, 6R	Input Clock for Output Data	1
CQ, CQ	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable when low	
SA	3A,9A,10A,4B,8B,5C-7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-17	10P,11N,11M,10K,11J,11G,10E,11D,11C,3B,3C,2D, 3F,2G,3J,3L,3M,2N	Data Inputs	
Q0-17	11P,10M,11L,11K,10J,11F,11E,10C,11B,2B,3D,3E, 2F,3G,3K,2L,3N,3P	Data Outputs	
R/W	4A	Read, Write Control Pin, Read active when high	
LD	8A	Synchronous Load Pin, bus Cycle sequence is to be defined when low	
BW0, BW1	7B, 5A	Block Write Control Pin, active when low	
Vref	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	2
Vdd	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply (1.8 V)	
Vddq	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply (1.5V or 1.8V)	
Vss	4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	2A,7A,1B,5B,9B,10B,1C,2C,9C,1D,9D,10D,1E,2E,9E,1F,9F, 10F,1G,9G,10G,1J,2J,9J,1K,2K,9K,1L,9L,10L,1M,2M, 9M,1N,9N,10N,1P,2P,9P	No Connect	3

Notes: 1. C, \overline{C} , K or \overline{K} cannot be set to VREF voltage.

When ZQ pin is directly connected to Vbb output impedance is set to minimum value and it cannot be connected to ground or left unconnected.
 Not connected to chip pad internally.



2Mx36 & 4Mx18 DDR II SIO b2 SRAM

GENERAL DESCRIPTION

The K7J643682M and K7J641882M are 75,497,472-bits DDR Separate I/O Synchronous Pipelined Burst SRAMs. They are organized as 2,097,152 words by 36bits for K7J643682M and 4,194,304 words by 18 bits for K7J641882M. The DDR SIO operation is possible by supporting DDR read and write operations through separate data output and input ports. Memory bandwidth is higher than DDR SRAM without separate input output as separate read and write ports eliminate bus turn around cycle. Address, data inputs, and all control signals are synchronized to the input clock (K or \overline{K}). Normally data outputs are synchronized to output clocks (C and \overline{C}), but when C and \overline{C} are tied high, the data outputs are synchronized to the input clocks (K and \overline{K}). Read data are referenced to echo clock (CQ or \overline{CQ}) outputs. Read address and write address are registered on rising edges of the input K clocks. Common address bus is used to access address both for read and write operations. The internal burst counter is fixed to 2-bit sequential for both read and write operations. Synchronous pipeline read and late write enable high speed operations. Simple depth expansion is accomplished by using LD for port selection. Byte write operation is supported with BW0 and BW1 (BW2 and BW3) pins for x18 (x36) device. IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system. The K7J643682M and K7J641882M are implemented with SAMSUNG's high performance 6T CMOS technology and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.

Read Operations

Read cycles are initiated by initiating R/W as high at the rising edge of the positive input clock K. Address is presented and stored in the read address register synchronized with K clock. For 2-bit burst DDR operation, it will access two 36-bit or 18-bit data words with each read command. The first pipelined data is transferred out of the device triggered by \overline{C} clock following next \overline{K} clock rising edge. Next burst data is triggered by the rising edge of following C clock rising edge. Continuous read operations are initiated with K clock rising edge. And pipelined data are transferred out of device on every rising edge of both C and \overline{C} clocks. In case C and \overline{C} tied to high, output data are triggered by K and \overline{K} instead of C and \overline{C} . When the \overline{LD} is disabled after a read operation, the K7J643682M and K7J641882M will first complete burst read operation before entering into deselect mode at the next K clock rising edge.

Then output drivers disabled automatically to high impedance state.

Write Operations

Write cycles are initiated by activating R/\overline{W} as low at the rising edge of the positive input clock K. Address is presented and stored in the write address register synchronized with next K clock. For 2-bit burst DDR operation, it will write two 36-bit or 18-bit data words with each write command. The first "late writed" data is transferred and registered in to the device synchronous with next K clock rising edge. Next burst data is transferred and registered synchronous with following \overline{K} clock rising edge. Continuous write operations are initiated with K rising edge.

And "late writed" data is presented to the device on every rising edge of both K and \overline{K} clocks.

When the LD is disabled, the K7J643682M and K7J641882M will enter into deselect mode.

The device disregards input data presented on the same cycle \overline{W} disabled.

The K7J643682M and K7J641882M support byte write operations.

With activating $\overline{BW_0}$ or $\overline{BW_1}$ ($\overline{BW_2}$ or $\overline{BW_3}$) in write cycle, only one byte of input data is presented. In K7J641882M, $\overline{BW_0}$ controls write operation to D0:D8, $\overline{BW_1}$ controls write operation to D9:D17. And in K7J643682M $\overline{BW_2}$ controls write operation to D18:D26, $\overline{BW_3}$ controls write operation to D27:D35.



2Mx36 & 4Mx18 DDR II SIO b2 SRAM

Single Clock Mode

K7J643682M and K7J641882M can be operated with the single clock pair K and \overline{K} , instead of C or \overline{C} for output clocks.

To operate these devices in single clock mode, C and \overline{C} must be tied high during power up

and must be maintained high during operation.

After power up, this device can't change to or from single clock mode.

System flight time and clock skew could not be compensated in this mode.

Depth Expansion

Separate input and output ports enables easy depth expansion.

Each port can be selected and deselected independently and read and write operation do not affect each other. Before chip deselected, all read and write pending operations are completed.

Programmable Impedance Output Buffer Operation

The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to Vss through a precision resistor (RQ). The value of RQ (within 15%) is five times the output impedance desired.

For example, 250Ω resistor will give an output impedance of 50Ω .

Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles.

In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM.

There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.

Echo clock operation

To assure the output traceability, the SRAM provides the output Echo clock, pair of compliment clock CQ and \overline{CQ} , which are synchronized with internal data output. Echo clocks run free during normal operation.

The Echo clock is triggered by internal output clock signal, and transferred to external through same structures as output driver.

Clock Consideration

K7J643682M and K7J641882M utilizes internal DLL(Delay-Locked Loops) for maximum output data valid window. It can be placed into a stopped-clock state to minimize power with a modest restart time of 1024 clock cycles. Circuitry automatically resets the DLL when absence of input clock is detected.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, VDD, VDDQ, VREF, then VIN. VDD and VDDQ can be applied simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: VIN, VREF, VDDQ, VDD, VSs. VDD and VDDQ can be removed simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-down.



Detail Specification of Power-Up Sequence in DDRII SRAM


DDRII SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

• Power-Up Sequence

- 1. Apply power and keep $\overline{\text{Doff}}$ at low state (All other inputs may be undefined)
 - Apply VDD before VDDQ
- Apply VDDQ before VREF or the same time with VREF
- 2. Just after the stable power and $clock(K,\overline{K})$, take Doff to be high.
- 3. The additional 2048 cycles of clock input is required to lock the DLL after enabling DLL
- * Notes: If you want to tie up the Doff pin to High with unstable clock, then you must stop the clock for a few seconds (Min. 30ns) to reset the DLL after it become a stable clock status.


DLL Constraints

- 1. DLL uses either K clock as its synchronizing input, the input should have low phase jitter which is specified as TK var.
- 2. The lower end of the frequency at which the DLL can operate is 120MHz.
- 3. If the incoming clock is unstable and the DLL is enabled, then the DLL may lock onto a wrong frequency and this may cause the failure in the initial stage.



Power up & Initialization Sequence (Doff pin controlled)

Power up & Initialization Sequence (Doff pin Fixed high, Clock controlled)



* **Notes**: When the operating frequency is changed, DLL reset should be required again. After DLL reset again, the minimum 2048 cycles of clock input is needed to lock the DLL.



TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

K	к D	R/W		D		OPERATION	
K LD		FC/ V V	D(A0)	D(A1)	Q(A0)		
Stopped	Х	Х	Previous state	Previous state	Previous state	Previous state	Clock Stop
\uparrow	Н	Х	Х	Х	High-Z	High-Z	No Operation
\uparrow	L	Н	Х	Х	Dou⊤ at C(t+1)	Dout at C(t+2)	Read
\uparrow	L	L	Din at K(t+1)	Din at K(t+1)	High-Z	High-Z High-Z	

Notes: 1. X means "Don't Care".

2. The rising edge of clock is symbolized by (\uparrow).

3. Before enter into clock stop status, all pending read and write operations will be completed.

WRITE TRUTH TABLE(x18)

К	К	BW ₀	BW1	OPERATION
\uparrow		L	L	WRITE ALL BYTEs (K^{\uparrow})
	\uparrow	L	L	WRITE ALL BYTES ($\overline{\mathbf{K}}\uparrow$)
\uparrow		L	Н	WRITE BYTE 0 (K↑)
	\uparrow	L	Н	WRITE BYTE 0 ($\overline{\mathbf{K}}$)
\uparrow		Н	L	WRITE BYTE 1 (K↑)
	\uparrow	н	L	WRITE BYTE 1 ($\overline{\mathbf{K}}$)
\uparrow		н	Н	WRITE NOTHING (K↑)
	\uparrow	Н	Н	WRITE NOTHING ($\overline{\mathbf{K}}$)

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or \overline{K} (\uparrow).

3. Assumes a WRITE cycle was initiated.

4. This table illustates operation for x18 devices.

WRITE TRUTH TABLE(x36)

к	ĸ	BW ₀	BW1	BW ₂	BW3	OPERATION
\uparrow		L	L	L	L	WRITE ALL BYTEs (K↑)
	\uparrow	L	L	L	L	WRITE ALL BYTES ($\overline{K}\uparrow$)
\uparrow		L	Н	Н	Н	WRITE BYTE 0 (K↑)
	\uparrow	L	Н	Н	Н	WRITE BYTE 0 (\overline{K})
\uparrow		Н	L	Н	Н	WRITE BYTE 1 (K [↑])
	\uparrow	Н	L	Н	Н	WRITE BYTE 1 (K↑)
\uparrow		н	н	L	L	WRITE BYTE 2 and BYTE 3 (K \uparrow)
	\uparrow	Н	Н	L	L	WRITE BYTE 2 and BYTE 3 (\overline{K})
\uparrow		Н	н	Н	Н	WRITE NOTHING (K [↑])
	\uparrow	н	н	н	н	WRITE NOTHING (KAT)

Notes: 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or \overline{K} (\uparrow).

3. Assumes a WRITE cycle was initiated.



ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss	Vdd	-0.5 to 2.9	V
Voltage on VDDQ Supply Relative to Vss	Vddq	-0.5 to VDD	V
Voltage on Input Pin Relative to Vss	Vin	-0.5 to VDD+0.3	V
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature (Commercial / Industrial)	Topr	0 to 70 / -40 to 85	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

*Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDDQ must not exceed VDD during normal operation.

OPERATING CONDITIONS $(0^{\circ}C \le TA \le 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	MAX	UNIT
Supply Voltage	Vdd	1.7	1.9	V
Supply voltage	Vddq	1.4	1.9	V
Reference Voltage	Vref	0.68	0.95	V

DC ELECTRICAL CHARACTERISTICS (VDD=1.8V ±0.1V, TA=0°C to +70°C)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT	NOTES
Input Leakage Current	١L	VDD=Max; VIN=Vss to VDDQ		-2	+2	μA	
Output Leakage Current	Iol	Output Disabled,		-2	+2	μA	
			-30	-	900		
Operating Current (x36):	Icc	VDD=Max, IOUT=0mA	-25	-	800		1.4
QDR mode	ICC	Cycle Time ≥ tкнкн Min	-20	-	700	ШA	1,4
			-16		650	μΑ μΑ mA mA MA V V V V V	
			-30	-	850		
Operating Current (x18): QDR mode	lcc	VDD=Max, IOUT=0mA	-25	-	750	mA	1.4
	ICC	Cycle Time ≥ tкнкн Min	-20	-	650		1,4
			-16	-	600		
			-30	-	400	-	
Standby Current (NOP):	lond	Device deselected, IouT=0mA, f=Max,	-25	-	380		15
QDR mode	ISB1	All Inputs $\leq 0.2V$ or $\geq VDD-0.2V$	-20	-	360	mA	1,5
			-16	-	340		
Output High Voltage	Voh1			VDDQ/2-0.12	VDDQ/2+0.12	V	2,6
Output Low Voltage	Vol1			VDDQ/2-0.12	VDDQ/2+0.12	V	2,6
Output High Voltage	Voh2	Іон=-1.0mA		VDDQ-0.2	Vddq	V	3
Output Low Voltage	Vol2	lo∟=1.0mA		Vss	0.2	V	3
Input Low Voltage	VIL			-0.3	VREF-0.1	V	7,8
Input High Voltage	Vih			VREF+0.1	VDDQ+0.3	V	7,9

Notes: 1. Minimum cycle. IOUT=0mA.

 $2. \ |\text{IoH}| = (\text{VDDa}/2) / (\text{RQ}/5) \pm 15\% \ \text{for} \ 175\Omega \le \text{RQ} \le 350\Omega. \ |\text{IoL}| = (\text{VDDa}/2) / (\text{RQ}/5) \pm 15\% \ \text{for} \ 175\Omega \le \text{RQ} \le 350\Omega.$

3. Minimum Impedance Mode when ZQ pin is connected to VDDQ.

4. Operating current is calculated with 50% read cycles and 50% write cycles.

Standby Current is only after all pending read and write burst operations are completed.
 Programmable Impedance Mode.

7. These are DC test criteria. DC design criteria is VREF±50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.

8. VIL (Min.) DC=-0.3V, VIL (Min.) AC=-1.5V(pulse width \leq 3ns).

9. VIH (Max)DC=VDDQ+0.3, VIH (Max)AC=VDDQ+0.85V(pulse width \leq 3ns).



AC ELECTRICAL CHARACTERISTICS (VDD=1.8V ±0.1V, TA=0°C to +70°C)

PARAMETER	SYMBOL	MIN	MAX	UNIT	NOTES
Input High Voltage	VIH (AC)	VREF + 0.2	-	V	1,2
Input Low Voltage	VIL (AC)	-	VREF - 0.2	V	1,2

Notes: 1. This condition is for AC function test only, not for AC parameter test.

2. To maintain a valid level, the transition edge of the input must:

a) Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC) b) Reach at least the target AC level

c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC)

AC TIMING CHARACTERISTICS(VDD=1.8V±0.1V, TA=0°C to +70°C)

DADAMETED	0.445.01	-3	30	-2	25	-2	20	-1	16		NOTE
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII	NOTE
Clock											
Clock Cycle Time (K, \overline{K} , C, \overline{C})	tкнкн	3.30	8.40	4.00	8.40	5.00	8.40	6.00	8.40	ns	
Clock Phase Jitter (K, K, C, C)	tKC var		0.20		0.20		0.20		0.20	ns	5
Clock High Time (K, \overline{K} , C, \overline{C})	t KHKL	1.32		1.60		2.00		2.40		ns	
Clock Low Time (K, \overline{K} , C, \overline{C})	tкlкн	1.32		1.60		2.00		2.40		ns	
Clock to $\overline{\text{Clock}}$ (K $\uparrow \rightarrow \overline{\text{K}}\uparrow$, C $\uparrow \rightarrow \overline{\text{C}}\uparrow$)	tкн к н	1.49		1.80		2.20		2.70		ns	
Clock to data clock ($K\uparrow \rightarrow C\uparrow, \overline{K}\uparrow \rightarrow \overline{C}\uparrow$)	tкнсн	0.00	1.45	0.00	1.80	0.00	2.30	0.00	2.80	ns	
DLL Lock Time (K, C)	tKC lock	1024		1024		1024		1024		cycle	6
K Static to DLL reset	tKC reset	30		30		30		30		ns	
Output Times					•	•		•		•	
C, C High to Output Valid	t CHQV		0.45		0.45		0.45		0.50	ns	3
C, \overline{C} High to Output Hold	tснох	-0.45		-0.45		-0.45		-0.50		ns	3
C, \overline{C} High to Echo Clock Valid	tснсqv		0.45		0.45		0.45		0.50	ns	
C, \overline{C} High to Echo Clock Hold	tснсах	-0.45		-0.45		-0.45		-0.50		ns	
CQ, CQ High to Output Valid	tcqнqv		0.27		0.30		0.35		0.40	ns	7
CQ, CQ High to Output Hold	tсанах	-0.27		-0.30		-0.35		-0.40		ns	7
C, High to Output High-Z	tснqz		0.45		0.45		0.45		0.50	ns	3
C, High to Output Low-Z	tснох1	-0.45		-0.45		-0.45		-0.50		ns	3
Setup Times					•	•		•		•	
Address valid to K rising edge	tavkh	0.40		0.50		0.60		0.70		ns	
Control inputs valid to K rising edge	tıvкн	0.40		0.50		0.60		0.70		ns	2
Data-in valid to K, \overline{K} rising edge	tdvkh	0.30		0.35		0.40		0.50		ns	
Hold Times											
K rising edge to address hold	tкнах	0.40		0.50		0.60		0.70		ns	
K rising edge to control inputs hold	tкніх	0.40		0.50		0.60		0.70		ns	
K, \overline{K} rising edge to data-in hold	tкнох	0.30		0.35		0.40		0.50		ns	

Notes: 1. All address inputs must meet the specified setup and hold times for all latching clock edges.
 2. Control singles are R, W,BW₀,BW₁ and BW₂, BW₃, also for x36
 3. If C, C are tied high, K, K become the references for C, C timing parameters.

4. To avoid bus contention, at a given voltage and temperature tcHox1 is bigger than tcHoz. The specs as shown do not imply bus contention because tcHOX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9V) than to Hor in by bas benchan because to have be a nume parameter and the work date of totally different contacts.
(0°C, 1.9V) than to Hor work to a MAX parameter (worst case at 70°C, 1.7V) It is not possible for two SRAMs on the same board to be at such different voltage and temperature.
5. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
6. Vdd slew rate must be less than 0.1V DC per 50ns for DLL lock retention. DLL lock time begins once Vob and input clock are stable.

7. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ± 0.1ns variation from echo clock to data.

The data sheet parameters reflect tester guard bands and test setup variations.



THERMAL RESISTANCE

PRMETER	SYMBOL	ТҮР	Unit	NOTES
Junction to Ambient	θJA	21	°C/W	
Junction to Case	θJC	2.48	°C/W	

Note: Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. TJ=TA + PD x θJA

PIN CAPACITANCE

PRMETER	SYMBOL	TESTCONDITION	Тур	MAX	Unit	NOTES
Address Control Input Capacitance	CIN	VIN=0V	3.5	4	pF	
Input and Output Capacitance	Соит	Vout=0V	4	5	pF	
Clock Capacitance	CCLK	-	3	4	pF	


Note: 1. Parameters are tested with RQ=250 Ω and VDDQ=1.5V.

2. Periodically sampled and not 100% tested.

AC TEST CONDITIONS


Parameter	Sym-	Value	Unit
Core Power Supply Voltage	Vdd	1.7~1.9	V
Output Power Supply Voltage	Vddq	1.4~1.9	V
Input High/Low Level	VIH/	1.25/0.25	V
Input Reference Level	VREF	0.75	V
Input Rise/Fall Time	TR/TF	0.3/0.3	ns
Output Timing Reference Level		Vddq/2	V

AC TEST OUTPUT LOAD




Note: Parameters are tested with RQ=250 $\!\Omega$

Overershoot Timing



Note: For power-up, VIH \leq VDDQ+0.3V and VDD \leq 1.7V and VDDQ \leq 1.4V t \leq 200ms


Undershoot Timing






2Mx36 & 4Mx18 DDR II SIO b2 SRAM

APPLICATION INRORMATION







TIMING WAVE FORMS OF READ, WRITE AND NOP

Note: 1. Q1-1 refers to output from address A1+0, Q1-2 refers to output from address A1+1 i.e. the next internal burst address following A1+0. 2. Outputs are disabled one cycle after a NOP.

3. D3-1 refers to input to address A3+0, D3-2 refers to input to address A3+1, i.e the next internal burst address following A3+0.

4. If address A4=A5, data Q5-1=D4-1, data Q5-2=D4-2.

Write data is forwarded immediately as read results.




2Mx36 & 4Mx18 DDR II SIO b2 SRAM

IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	3
0	1	0	SAMPLE-Z	Boundary Scan Register	2
0	1	1	RESERVED	Do Not Use	6
1	0	0	SAMPLE	Boundary Scan Register	5
1	0	1	RESERVED	Do Not Use	6
1	1	0	RESERVED	Do Not Use	6
1	1	1	BYPASS	Bypass Register	4

NOTE :

- 1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- 2. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- 3. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

TAP Controller State Diagram





Rev. 1.3 March 2007

SCAN REGISTER DEFINITION

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
2Mx36	3 bits	1 bit	32 bits	109 bits
4Mx18	3 bits	1 bit	32 bits	109 bits

ID REGISTER DEFINITION

Part	Revision Number (31:29)	Part Configuration (28:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
2Mx36	000	00def0wx0t0q0b0s0	00001001110	1
4Mx18	000	00def0wx0t0q0b0s0	00001001110	1

Note : Part Configuration

/def=011 for 72Mb, /wx=11 for x36, 10 for x18.

/t=1 for DLL Ver., 0 for non-DLL Ver. /q=1 for QDR, 0 for DDR /b=1 for 4Bit Burst, 0 for 2Bit Burst /s=1 for Separate I/O, 0 for Common I/O

BOUNDARY SCAN EXIT ORDER

ORDER	PIN ID	ORDER	PIN ID
1	6R	37	10D
2	6P	38	9E
3	6N	39	10C
4	7P	40	11D
5	7N	41	9C
6	7R	42	9D
7	8R	43	11B
8	8P	44	11C
9	9R	45	9B
10	11P	46	10B
11	10P	47	11A
12	10N	48	10A
13	9P	49	9A
14	10M	50	8B
15	11N	51	7C
16	9M	52	6C
17	9N	53	8A
18	11L	54	7A
19	11M	55	7B
20	9L	56	6B
21	10L	57	6A
22	11K	58	5B
23	10K	59	5A
24	9J	60	4A
25	9K	61	5C
26	10J	62	4B
27	11J	63	3A
28	11H	64	2A
29	10G	65	1A
30	9G	66	2B
31	11F	67	3B
32	11G	68	1C
33	9F	69	1B
34	10F	70	3D
35	11E	71	3C
36	10E	72	1D

ORDER	PIN ID
73	2C
74	3E
75	2D
76	2E
77	1E
78	2F
79	3F
80	1G
81	1F
82	3G
83	2G
84	1H
85	1J
86	2J
87	3K
88	3J
89	2K
90	1K
91	2L
92	3L
93	1M
94	1L
95	3N
96	3M
97	1N
98	2M
99	3P
100	2N
101	2P
102	1P
103	3R
104	4R
105	4P
106	5P
107	5N
108	5R
109	Internal

Note: 1. NC pins are read as "X" (i.e. don't care.)



Rev. 1.3 March 2007

JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Мах	Unit	Note
Power Supply Voltage	Vdd	1.7	1.8	1.9	V	
Input High Level	Vін	1.3	-	VDD+0.3	V	
Input Low Level	VIL	-0.3	-	0.5	V	
Output High Voltage(Іон=-2mA)	Vон	1.4	-	Vdd	V	
Output Low Voltage(IoL=2mA)	Vol	Vss	-	0.4	V	

Note: 1. The input level of SRAM pin is to follow the SRAM DC specification.

JTAG AC TEST CONDITIONS


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	VIH/VIL	1.3/0.5	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		0.9	V	1

Note: 1. See SRAM AC test output load on page 11.

JTAG AC Characteristics

Parameter	Symbol	Min	Мах	Unit	Note
TCK Cycle Time	tснсн	50	-	ns	
TCK High Pulse Width	t CHCL	20	-	ns	
TCK Low Pulse Width	t CLCH	20	-	ns	
TMS Input Setup Time	tмvсн	5	-	ns	
TMS Input Hold Time	tснмх	5	-	ns	
TDI Input Setup Time	tdvcн	5	-	ns	
TDI Input Hold Time	tснох	5	-	ns	
SRAM Input Setup Time	tsvcн	5	-	ns	
SRAM Input Hold Time	tcнsx	5	-	ns	
Clock Low to Output Valid	t CLQV	0	10	ns	

JTAG TIMING DIAGRAM






2Mx36 & 4Mx18 DDR II SIO b2 SRAM

165 FBGA PACKAGE DIMENSIONS

15mm x 17mm Body, 1.0mm Bump Pitch, 11x15 Ball Array



Symbol	Value	Units	Note	Symbol	Value	Units	Note
А	15 ± 0.1	mm		E	1.0	mm	
В	17 ± 0.1	mm		F	14.0	mm	
С	1.3 ± 0.1	mm		G	10.0	mm	
D	0.35 ± 0.05	mm		н	0.5 ± 0.05	mm	

