

Preliminary User's Manual

V850ES/HE2

32-Bit Single-Chip Microcontrollers

Hardware

μPD70F3700 μPD70F3701

Document No. U17720EJ1V0UD00 (1st edition) Date Published January 2006 N CP(K)

© NEC Electronics Corporation 2005 Printed in Japan

2

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics products depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M5D 02.11-1

PREFACE

Readers	This manual is intended for users wh V850ES/HE2 and design application syst	o wish to understand the functions of the tems using the V850ES/HE2.
Purpose	This manual is intended to give users an the V850ES/HE2 shown in the Organiza	n understanding of the hardware functions of tion below.
Organization	This manual is divided into two parts (V850ES Architecture User's Manual).	: Hardware (this manual) and Architecture
	Hardware	Architecture
	Pin functions	Data types
	CPU function	Register set
	 On-chip peripheral functions 	 Instruction format and instruction set
	 Flash memory programming 	 Interrupts and exceptions
	 Electrical specifications (target) 	Pipeline operation
How to Read This Manual	It is assumed that the readers of this ma electrical engineering, logic circuits, and	anual have general knowledge in the fields of microcontrollers.
	To understand the overall functions of the	e V850ES/HE2
	ightarrow Read this manual according to the CO	NTENTS.
	To find the details of a register where the \rightarrow Use APPENDIX A REGISTER INDEX	
	To understand the details of an instructio	n function
	ightarrowRefer to the V850ES Architecture Us	er's Manual available separately.
	To know the electrical specifications of the \rightarrow See CHAPTER 25 ELECTRICAL SP	
		is in angle brackets (<>) in the figure of the ned as a reserved word in the device file.
		bed as the "xxx.yyy bit" in this manual. Note cribed as is in a program, however, the

compiler/assembler cannot recognize it correctly.

Conventions

Data significance: Active low representation: Memory map address:

Note: Caution: Remark: Numeric representation:

Prefix indicating power of 2 (address space, memory capacity):

Higher digits on the left and lower digits on the right xxx (overscore over pin or signal name) Higher addresses on the top and lower addresses on the bottom Footnote for item marked with **Note** in the text Information requiring particular attention Supplementary information Binary ... xxxx or xxxxB Decimal ... xxxx Hexadecimal ... xxxxH

K (kilo): 2¹⁰ = 1,024 M (mega): 2²⁰ = 1,024² G (giga): 2³⁰ = 1,024³

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850ES/HE2

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/HE2 Hardware User's Manual	This manual

Documents related to development tools

Document Name		Document No.
CA850 Ver. 3.00 C Compiler Package	Operation	U17293E
	C Language	U17291E
	Assembly Language	U17292E
	Link Directives	U17294E
PM+ Ver. 6.00 Project Manager		U17178E
ID850QB Ver. 3.10 Integrated Debugger	Operation	U17435E
SM850 Ver. 2.50 System Simulator	Operation	U16218E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specification	U14873E
RX850 Ver. 3.20 or Later Real-Time OS	Basics	U13430E
	Installation	U17419E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro Ver. 3.20 Real-Time OS	Basics	U13773E
	Installation	U17421E
	Technical	U13772E
	Task Debugger	U17422E
AZ850 Ver. 3.30 System Performance Analyze	AZ850 Ver. 3.30 System Performance Analyzer	
PG-FP4 Flash Memory Programmer		U15260E

CONTENTS

CHAPTER	1 INTRODUCTION	16
1.1	General	16
1.2	Features	18
1.3	Application Fields	18
1.4	Ordering Information	19
1.5	Pin Configuration (Top View)	
1.6	Function Block Configuration	
	1.6.1 Internal block diagram	
	1.6.2 Internal units	23
CHAPTER	2 PIN FUNCTIONS	25
2.1	Pin Function List	
2.1	Description of Pin Functions	
2.2	Pin I/O Circuit Types and Recommended Connection of Unused Pins	
2.3	Pin I/O Circuits	
2.7		
CHAPTER	3 CPU FUNCTION	40
3.1	Features	40
3.2	CPU Register Set	41
	3.2.1 Program register set	42
	3.2.2 System register set	43
3.3	Operation Modes	49
	3.3.1 Specifying operation mode	49
3.4	Address Space	50
	3.4.1 CPU address space	50
	3.4.2 Wraparound of CPU address space	51
	3.4.3 Memory map	52
	3.4.4 Areas	54
	3.4.5 Recommended use of address space	57
	3.4.6 Peripheral I/O registers	
	3.4.7 Special registers	66
	3.4.8 Cautions	70
CHAPTER	4 PORT FUNCTIONS	73
4.1	Features	
4.2 4.3	Basic Configuration of Ports	
4.3		
	4.3.1 Operation of port function	
	4.3.2 Notes on setting port pins	
	4.3.3 Port 0 4.3.4 Port 3	
	4.3.4 Port 3 4.3.5 Port 4	

	4.3.6 Port 5	
	4.3.7 Port 7	
	4.3.8 Port 9	
	4.3.9 Port CM	
	4.3.10 Port DL	114
	4.3.11 Port pins that function alternately as on-chip debug function	
	4.3.12 Register settings to use port pins as alternate-function pins	
4.4	Block Diagrams of Port	
4.5	Cautions	146
	4.5.1 Cautions on setting port pins	
CHAPTER	5 CLOCK GENERATION FUNCTION	147
5.1	Overview	147
5.2	Configuration	148
5.3	Registers	150
5.4	Operation	155
	5.4.1 Operation of each clock	
	5.4.2 Clock output function	
5.5	PLL Function	
	5.5.1 Overview	
	5.5.2 Registers	
	5.5.3 Usage	
	5	
CHAPTER	R 6 16-BIT TIMER/EVENT COUNTER P (TMP)	161
6.1	Overview	161
6.2	Functions	
6.3	Configuration	
6.4	Registers	164
6.5	Operation	178
	6.5.1 Interval timer mode (TPnMD2 to TPnMD0 bits = 000)	
	6.5.2 External event count mode (TPnMD2 to TPnMD0 bits = 001)	
	6.5.3 External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010)	
	6.5.4 One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011)	
	6.5.5 PWM output mode (TPnMD2 to TPnMD0 bits = 100)	
	6.5.6 Free-running timer mode (TPnMD2 to TPnMD0 bits = 101)	
	6.5.7 Pulse width measurement mode (TPnMD2 to TPnMD0 bits = 110)	
	6.5.8 Timer output operations	
6.6	Timer Tuned Operation Function	
6.7	Selector Function	
6.8	Cautions	
7.1	R 7 16-BIT TIMER/EVENT COUNTER Q (TMQ)	290
/ 1	Overview	050
	Overview	
7.2 7.3	Overview Functions Configuration	256

7.4	Registers	260
7.5	Operation	278
	7.5.1 Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000)	279
	7.5.2 External event count mode (TQ0MD2 to TQ0MD0 bits = 001)	
	7.5.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010)	
	7.5.4 One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011)	
	7.5.5 PWM output mode (TQ0MD2 to TQ0MD0 bits = 100)	
	7.5.6 Free-running timer mode (TQ0MD2 to TQ0MD0 bits = 101)	
	7.5.7 Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits = 110)	
	7.5.8 Triangular wave PWM mode (TQ0MD2 to TQ0MD0 = 111)	
	7.5.9 Timer output operations	
7.6	Timer Tuned Operation Function	358
7.7	Cautions	362
CHAPIER	8 16-BIT INTERVAL TIMER M (TMM)	
8.1	Overview	
8.2	Configuration	
8.3	Register	
8.4	Operation	
	8.4.1 Interval timer mode	
	8.4.2 Cautions	
СНАРТЕВ	9 WATCH TIMER FUNCTIONS	371
9.1	Functions	
9.2	Configuration	
9.3	Registers	
9.4	Operation	
	9.4.1 Operation as watch timer	
	9.4.2 Operation as interval timer	
	9.4.3 Cautions	
CHAPTER	10 FUNCTIONS OF WATCHDOG TIMER 2	
10.1	Functions	
10.1	Configuration	
10.2	Registers	
10.3	Operation	
10.4		
CHAPTER	11 A/D CONVERTER	387
11.1	Overview	
11.2	Functions	
11.3	Configuration	
11.4	Registers	
11.5	Operation	
	11.5.1 Basic operation	
	11.5.2 Trigger mode	

	11.5.3 Operation mode	
	11.5.4 Power-fail compare mode	
11.6	Cautions	411
11.7	How to Read A/D Converter Characteristics Table	415
CHAPTER	12 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)	419
12.1	Features	419
12.2	Configuration	420
12.3	Registers	422
12.4	Interrupt Request Signals	428
12.5	Operation	429
	12.5.1 Data format	
	12.5.2 SBF transmission/reception format	
	12.5.3 SBF transmission	
	12.5.4 SBF reception	
	12.5.5 UART transmission	
	12.5.6 Continuous transmission procedure	
	12.5.7 UART reception	
	12.5.8 Reception errors	
	12.5.9 Parity types and operations	
	12.5.10 Receive data noise filter	
12.6	Dedicated Baud Rate Generator	443
•		
12.7	Cautions	451
12.7	Cautions	
12.7		452
12.7 CHAPTER	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)	452
12.7 CHAPTER 13.1	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration	452 452 453
12.7 CHAPTER 13.1 13.2	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers	452 452 453 455
12.7 CHAPTER 13.1 13.2 13.3	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals	452 452 453 455 462
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Operation	452 452 453 455 462 463
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features. Configuration Registers Interrupt Request Signals. Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode).	
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode)	452 452 453 455 462 463 463 464
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode)	
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Operation 0 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode) 13.5.3 Continuous mode (master mode, reception mode) 13.5.4 Continuous mode (master mode, reception mode)	
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features. Configuration Registers Interrupt Request Signals. Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode). 13.5.2 Single transfer mode (master mode, reception mode). 13.5.3 Continuous mode (master mode, transmission/reception mode). 13.5.4 Continuous mode (master mode, reception mode). 13.5.5 Continuous reception mode (error).	452 452 453 455 462 463 463 463 464 465 466 467
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features. Configuration Registers Interrupt Request Signals. Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode) 13.5.3 Continuous mode (master mode, transmission/reception mode) 13.5.4 Continuous mode (master mode, reception mode) 13.5.5 Continuous reception mode (error)	452 452 453 453 455 462 463 463 463 463 464 465 466 466 467 468
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Interrupt Request Signals Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode) 13.5.3 Continuous mode (master mode, transmission/reception mode) 13.5.4 Continuous mode (master mode, reception mode) 13.5.5 Continuous mode (slave mode, transmission/reception mode) 13.5.6 Continuous mode (slave mode, transmission/reception mode) 13.5.7 Continuous mode (slave mode, reception mode)	452 452 453 453 455 462 463 463 463 464 465 466 467 468 469
12.7 CHAPTER 13.1 13.2 13.3 13.4	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Interrupt Request Signals Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode) 13.5.3 Continuous mode (master mode, transmission/reception mode) 13.5.4 Continuous mode (master mode, reception mode) 13.5.5 Continuous mode (slave mode, transmission/reception mode) 13.5.6 Continuous mode (slave mode, transmission/reception mode) 13.5.7 Continuous mode (slave mode, reception mode)	452 452 453 453 455 462 463 463 463 464 465 466 467 468 469 470
12.7 CHAPTER 13.1 13.2 13.3 13.4 13.5	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Interrupt Request Signals Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode) 13.5.3 Continuous mode (master mode, transmission/reception mode) 13.5.4 Continuous mode (master mode, reception mode) 13.5.5 Continuous mode (slave mode, transmission/reception mode) 13.5.6 Continuous mode (slave mode, transmission/reception mode) 13.5.7 Continuous mode (slave mode, reception mode) 13.5.8 Clock timing	452 452 453 455 462 463 463 463 464 465 466 466 467 468 469 470 472
12.7 CHAPTER 13.1 13.2 13.3 13.4 13.5	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Interrupt Request Signals Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode) 13.5.3 Continuous mode (master mode, transmission/reception mode) 13.5.4 Continuous mode (master mode, reception mode) 13.5.5 Continuous mode (slave mode, transmission/reception mode) 13.5.6 Continuous mode (slave mode, transmission/reception mode) 13.5.7 Continuous mode (slave mode, reception mode) 13.5.8 Clock timing Output Pin Status with Operation Disabled Isabled	452 452 453 453 455 462 463 463 463 463 464 465 466 467 468 469 470 472 473
12.7 CHAPTER 13.1 13.2 13.3 13.4 13.5 13.6 13.7	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features Configuration Registers Interrupt Request Signals Interrupt Request Signals Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode) 13.5.3 Continuous mode (master mode, transmission/reception mode) 13.5.4 Continuous mode (master mode, reception mode) 13.5.5 Continuous mode (error) 13.5.6 Continuous mode (slave mode, transmission/reception mode) 13.5.7 Continuous mode (slave mode, transmission/reception mode) 13.5.8 Clock timing Output Pin Status with Operation Disabled Operation Flow	452 452 453 455 462 463 463 463 464 465 466 466 467 468 469 470 472 473 479
12.7 CHAPTER 13.1 13.2 13.3 13.4 13.5 13.6 13.7	13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB) Features. Configuration Registers Interrupt Request Signals. Operation 13.5.1 Single transfer mode (master mode, transmission/reception mode) 13.5.2 Single transfer mode (master mode, reception mode) 13.5.3 Continuous mode (master mode, reception mode) 13.5.4 Continuous mode (master mode, reception mode) 13.5.5 Continuous mode (slave mode, transmission/reception mode) 13.5.6 Continuous mode (slave mode, transmission/reception mode) 13.5.7 Continuous mode (slave mode, reception mode) 13.5.8 Clock timing Output Pin Status with Operation Disabled Operation Flow Baud Rate Generator State State State State	452 452 453 453 455 462 463 463 463 464 465 466 467 468 469 469 470 470 472 473 473 480

	14.1	Featur	es	482
	14.2	Non-M	askable Interrupts	485
		14.2.1	Operation	
		14.2.2	Restore	
		14.2.3	NP flag	
	14.3	Maska	ble Interrupts	490
		14.3.1	Operation	
		14.3.2	Restore	
		14.3.3	Priorities of maskable interrupts	
		14.3.4	Interrupt control register (xxICn)	
		14.3.5	Interrupt mask registers 0 to 2 (IMR0 to IMR2)	
		14.3.6	In-service priority register (ISPR)	
		14.3.7	ID flag	501
		14.3.8	Watchdog timer mode register 2 (WDTM2)	501
	14.4	Softwa	re Exception	502
		14.4.1	Operation	
		14.4.2	Restore	
		14.4.3	EP flag	504
	14.5	Except	ion Trap	505
		14.5.1	Illegal opcode definition	
		14.5.2	Debug trap	
	14.6	Extern	al Interrupt Request Input Pins (NMI and INTP0 to INTP7)	509
		14.6.1	Noise elimination	
		14.6.2	Edge detection	
	14.7	Interru	pt Acknowledge Time of CPU	515
	14.8	Period	s in Which Interrupts Are Not Acknowledged by CPU	516
	14.9	Cautio	ns	516
СПУ	DTED	15 V	EY INTERRUPT FUNCTION	517
	15.1		on	-
	15.2	-	er	
	15.3	Cautio	ns	518
СНА	PTER	16 ST	ANDBY FUNCTION	519
	16.1	Overvi	ew	519
	16.2	Regist	ers	521
	16.3	HALT I	Mode	524
		16.3.1	Setting and operation status	
		16.3.2	Releasing HALT mode	
	16.4	IDLE1	Mode	
		16.4.1	Setting and operation status	
		16.4.2	Releasing IDLE1 mode	
			Mada	
	16.5	IDLE2	Mode	528
	16.5	IDLE2 16.5.1	Setting and operation status	

	16.5.3 Securing setup time when releasing IDLE2 mode	
16.6	STOP Mode	531
	16.6.1 Setting and operation status	531
	16.6.2 Releasing STOP mode	531
	16.6.3 Securing oscillation stabilization time when releasing STOP mode	533
16.7	Subclock Operation Mode	534
	16.7.1 Setting and operation status	534
	16.7.2 Releasing subclock operation mode	
16.8	Sub-IDLE Mode	536
	16.8.1 Setting and operation status	536
	16.8.2 Releasing sub-IDLE mode	
CHAPTER	17 RESET FUNCTIONS	539
17.1	Overview	
17.2	Registers to Check Reset Source	
17.3	Operation	
	17.3.1 Reset operation via RESET pin	
	17.3.2 Reset operation by watchdog timer 2	
	17.3.3 Reset operation by power-on-clear circuit	
	17.3.4 Reset operation by low-voltage detector	
	17.3.5 Reset operation by clock monitor	
	18 CLOCK MONITOR	
18.1	Functions	
18.2	Configuration	
18.3	Register	
18.4	Operation	547
CHAPTER	19 POWER-ON-CLEAR CIRCUIT	550
19.1	Function	550
19.2	Configuration	550
19.3	Operation	551
CHAPTER	20 LOW-VOLTAGE DETECTOR	552
20.1	Functions	
20.2	Configuration	
20.3	Registers	
20.4	Operation	
	20.4.1 To use for internal reset signal	
	20.4.2 To use for interrupt	
20.5	RAM Retention Voltage Detection Operation	
20.6	Emulation Function	
		500
	21 REGULATOR	
21.1	Overview	560

21.2	Operation	561
CHAPTER	22 FLASH MEMORY	562
22.1	Features	562
	22.1.1 Erasure unit	
22.2	Rewriting by Dedicated Flash Programmer	
	22.2.1 Programming environment	
	22.2.2 Communication mode	
	22.2.3 Flash memory control	
	22.2.4 Selection of communication mode	571
	22.2.5 Communication commands	572
	22.2.6 Pin connection	573
	22.2.7 Recommended circuit example for writing	577
22.3	Rewriting by Self Programming	578
	22.3.1 Overview	578
	22.3.2 Features	579
	22.3.3 Standard self programming flow	580
	22.3.4 Flash functions	581
	22.3.5 Pin processing	581
	22.3.6 Internal resources used	582
CHAPTER	23 OPTION BYTE FUNCTION	583
••••••		
CHAPTER	24 ON-CHIP DEBUG FUNCTION	584
24.1	Features	584
24.2	Connection Circuit Example	585
24.3	Interface Signals	586
24.4	Register	588
24.5	Operation	
24.6	ROM Security Function	
	24.6.1 Security ID	
	24.6.2 Setting	
24.7	Cautions	592
CHAPTER	25 ELECTRICAL SPECIFICATIONS (TARGET)	593
25.1	Electrical Specifications	593
25.2	Capacitance	595
25.3	Operating Conditions	595
25.4	Oscillator Characteristics	596
	25.4.1 Main clock oscillator characteristics	596
	25.4.2 Subclock oscillator characteristics	597
	25.4.3 PLL characteristics	
	25.4.4 Internal oscillator characteristics	598
25.5	Voltage Regulator Characteristics	598
25.6	DC Characteristics	599

	25.6.1	I/O level	599
	25.6.2		
	25.6.3	Supply current	601
25.7	Data F	Retention Characteristics	.602
25.8	AC Ch	naracteristics	.603
	25.8.1	CLKOUT output timing	604
25.9	Basic	Operation	.605
25.10	Flash	Memory Programming Characteristics	612
=0.1.0			
		ACKAGE DRAWING	
CHAPTER	26 P		.613
CHAPTER APPENDIX	26 P (A R	ACKAGE DRAWING	.613 .614
CHAPTER APPENDIX	26 P (A R (B IN	ACKAGE DRAWING	.613 .614 .620

CHAPTER 1 INTRODUCTION

The V850ES/HE2 is one of the products in the NEC Electronics V850 Series of single-chip microcontrollers designed for low-power operation for real-time control applications.

1.1 General

The V850ES/HE2 is a 32-bit single-chip microcontroller that includes the V850ES CPU core and peripheral functions such as ROM/RAM, a timer/counter, serial interfaces, and an A/D converter.

In addition to high real-time response characteristics and 1-clock-pitch basic instructions, the V850ES/HE2 features multiply instructions, saturated operation instructions, bit manipulation instructions, etc., realized by a hardware multiplier, as optimum instructions for digital servo control applications.

Table 1-1 lists the products of the V850ES/HE2.

Table 1-1.	V850ES/HE2 Product List
------------	-------------------------

Part Number		μPD70F3700	μPD70F3701	
Internal memory	Flash memory	64 KB	128 KB	
	RAM	6 KB		
Memory space	Logical space	64 MI	В	
General-purpose r	egister	32 bits × 32	registers	
Main clock (oscillat	tion frequency)	Ceramic/crystal/external clock In PLL mode: fx = 4 to 5 MHz In clock through mode: fx = 4 to 5 MHz 		
Subclock (oscillatio	on frequency)	Crystal/external clock RC oscillation		
Internal oscillator		f _R = 200 kHz	z (TYP.)	
Minimum instructio	on execution time	50 ns (main clock (fxx) =	20 MHz operation)	
DSP function		$32 \times 32 = 64$: 200 to 250 ns (at 20 MHz) $32 \times 32 + 32 = 32$: 300 ns (at 20 MHz) $16 \times 16 = 32$: 50 to 100 ns (at 20 MHz) $16 \times 16 + 32 = 32$: 150 ns (at 20 MHz)		
I/O port		I/O: 51		
Timer		16-bit timer/event counter P:4 channels16-bit timer/event counter Q:1 channel16-bit interval timer M:1 channelWatchdog timer 2:1 channelWatch timer:1 channel		
A/D converter		10-bit resolution × 10 channels		
Serial interface		CSIB: 2 channels UARTA (for LIN): 2 channels		
Interrupt source		External: 9 (9) ^{№te} , internal: 32		
Power save function		HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode		
Reset		RESET pin input, watchdog timer 2 (WDT2), clock monitor (CLM), POC circuit, low-voltage detector (LVI)		
On-chip debug function		Provided (RUN/break)		
Operating power supply voltage		3.5 to 5.5 V (A/D converter: 4.0 to 5.5 V)		
Operating ambient	temperature	−40 to +85°C		
Package		64-pin plastic LQFP (fine pitch) (10 $ imes$ 10 mm)		

Note The figure in parentheses indicates the number of external interrupts that can release STOP mode.

1.2 Features

O Minimum instruction execution	on time: 50 ns (operating with main clock (fxx) of 20 MHz)			
○ General-purpose registers:	32 bits \times 32 registers			
○ CPU features:	Signed multiplication (16 \times 16 \rightarrow 32): 1 to 2 clocks			
	Signed multiplication ($32 \times 32 \rightarrow 64$): 1 to 5 clocks			
	Saturated operations (overflow and underflow detection functions included)			
	32-bit shift instruction: 1 clock			
	Bit manipulation instructions			
	Load/store instructions with long/short format			
\bigcirc Memory space:	64 MB of linear address space (for programs and data)			
 Internal memory: 	RAM: 6 KB			
	Flash memory: 64 KB/128 KB (see Table 1-1)			
\bigcirc Interrupts and exceptions:	Non-maskable interrupts: 2 sources			
	Maskable interrupts: 39 sources			
	Software exceptions: 32 sources			
	Exception trap: 2 sources			
○ I/O lines:	I/O ports: 51			
\bigcirc Timer function:	16-bit interval timer M (TMM): 1 channel			
	16-bit timer/event counter P (TMP): 4 channels			
	16-bit timer/event counter Q (TMQ): 1 channel			
	Watch timer: 1 channel			
	Watchdog timer 2: 1 channel			
\bigcirc Serial interface:	Asynchronous serial interface A (UARTA)			
	3-wire variable-length serial interface B (CSIB)			
	UARTA (supporting LIN): 2 channels			
	CSIB: 2 channels			
○ A/D converter:	10-bit resolution: 10 channels			
\bigcirc On-chip debug function:	JTAG interface			
○ Clock generator:	During main clock or subclock operation			
	7-level CPU clock (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)			
	Clock-through mode/PLL mode selectable			
\bigcirc Internal oscillation clock:	200 kHz (TYP.)			
O Power-save functions:	HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode			
○ Package:	64-pin plastic LQFP (fine pitch) (10 $ imes$ 10)			

1.3 Application Fields

Consumer devices

1.4 Ordering Information

Part Number	Package	On-Chip Flash Memory	
μPD70F3700GB-8EU-A	64-pin plastic LQFP (fine pitch) (10 $ imes$ 10)	64 KB	
μPD70F3701GB-8EU-A	64-pin plastic LQFP (fine pitch) (10 $ imes$ 10)	128 KB	


Remark Products with -A at the end of the part number are lead-free products.

1.5 Pin Configuration (Top View)

64-pin plastic LQFP (fine pitch) (10×10)

μPD70F3700GB-8EU-A

μPD70F3701GB-8EU-A




Pin identification

ADTRG:	A/D trigger input	PCL:	Programmable clock output
ANI0 to ANI9:	Analog input	PCM0, PCM1:	Port CM
ASCKA0:	Asynchronous serial clock	PDL0 to PDL7:	Port DL
AVREF0:	Analog reference voltage	REGC:	Regulator control
AVss:	Analog Vss	RESET:	Reset
CLKOUT:	Clock output	RXDA0, RXDA1:	Receive data
DCK:	Debug clock	SCKB0, SCKB1:	Serial clock
DDI:	Debug data input	SIB0, SIB1:	Serial input
DDO:	Debug data output	SOB0, SOB1:	Serial output
DMS:	Debug mode select	TIP00, TIP01,	
DRST:	Debug reset	TIP10, TIP11,	
EVDD:	Power supply for port	TIP20, TIP21,	
EVss:	Ground for port	TIP30, TIP31,	
FLMD0, FLMD1:	Flash programming mode	TIQ00 to TIQ03:	Timer input
INTP0 to INTP7:	External interrupt request	TOP00, TOP01,	
KR0 to KR7:	Key return	TOP10, TOP11,	
NMI:	Non-maskable interrupt request	TOP20, TOP21,	
P00 to P06:	Port 0	TOP30, TOP31,	
P30 to P35:	Port 3	TOQ00 to TOQ03:	Timer output
P40 to P42:	Port 4	TXDA0, TXDA1:	Transmit data
P50 to P55:	Port 5	VDD:	Power supply
P70 to P79:	Port 7	Vss:	Ground
P90, P91,		X1, X2:	Crystal for main clock
P96 to P99,		XT1, XT2:	Crystal for subclock
P913 to P915:	Port 9		

1.6 Function Block Configuration

1.6.1 Internal block diagram



1.6.2 Internal units

(1) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other instruction processing.

Other dedicated on-chip hardware, such as a multiplier (16 bits \times 16 bits \rightarrow 32 bits) and a barrel shifter (32 bits) contribute to faster complex processing.

(2) Bus control unit (BCU)

The BCU controls the internal buses.

(3) ROM

This is a 64 KB/128 KB flash memory mapped to addresses 0000000H to 000FFFFH/0000000H to 001FFFFH. It can be accessed from the CPU in one clock during instruction fetch.

(4) RAM

This is a 6 KB RAM mapped to addresses 3FFD800H to 3FFEFFFH. It can be accessed from the CPU in one clock during data access.

(5) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP7) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiple servicing control can be performed.

(6) Clock generator (CG)

A main clock oscillator that generates the main clock oscillation frequency (fx) and a subclock oscillator that generates the subclock oscillation frequency (fxT) are available. As the main clock frequency (fxx), fx is used as is in the clock-through mode and is multiplied by four in the PLL mode.

The CPU clock frequency (fcPu) can be selected from seven types: fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fxt.

(7) Internal oscillator

An internal oscillator is provided on chip. The oscillation frequency is 200 kHz (TYP.). An internal oscillator supplies the clock for watchdog timer 2 and timer M.

(8) Timer/counter

Four-channel 16-bit timer/event counter P (TMP), one-channel 16-bit timer/event counter Q (TMQ), and one-channel 16-bit interval timer M (TMM) are provided on chip.

(9) Watch timer

This timer counts the reference time period (0.5 s) for counting the clock (the 32.768 kHz from the subclock or the 32.768 kHz fBRG from prescaler 3). The watch timer can also be used as an interval timer for the main clock.

(10) Watchdog timer 2

A watchdog timer is provided on chip to detect inadvertent program loops, system abnormalities, etc. Either the internal oscillation clock or the main clock can be selected as the source clock. Watchdog timer 2 generates a non-maskable interrupt request signal (INTWDT2) or a system reset signal (WDT2RES) after an overflow occurs.

(11) Serial interface

The V850ES/HE2 includes three kinds of serial interfaces: asynchronous serial interface A (UARTA) and 3wire variable-length serial interface B (CSIB). In the case of UARTA, data is transferred via the TXDAn and RXDAn pins (n = 0, 1).

In the case of CSIB, data is transferred via the SOBn, SIBn, and $\overline{\text{SCKBn}}$ pins (n = 0, 1).

(12) A/D converter

This 10-bit A/D converter includes 10 analog input pins. Conversion is performed using the successive approximation method.

(13) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to key input pins (8 channels).

(14) On-chip debug function

An on-chip debug function that uses the JTAG (Joint Test Action Group) communication specifications is provided. Switching between the normal port function and on-chip debugging function is done with the control pin input level and the on-chip debug mode register (OCDM).

(15) Ports

The general-purpose port functions and control pin functions are provided. For details, see **CHAPTER 4 PORT FUNCTIONS**.

CHAPTER 2 PIN FUNCTIONS

This section explains the names and functions of the pins of the V850ES/HE2.

2.1 Pin Function List

Two I/O buffer power supplies, AVREF0 and EVDD, are available. The relationship between the power supplies and the pins is shown below.

Power Supply	Corresponding Pin	
AV _{REF0}	Port 7	
EVDD	Ports 0, 3 to 5, 7, 9, DL, CM, RESET	

Table 2-1. Pin I/O Buffer Power Supplies

(1) Port pins

Pin Name	I/O	Function	Alternate Function
P00	I/O	Port 0 7-bit I/O port	TIP31/TOP31
P01			TIP30/TOP30
P02		Input/output can be specified in 1-bit units.	NMI
P03			INTP0/ADTRG
P04			INTP1
P05			INTP2/DRST
P06			INTP3
P30	I/O	Port 3	TXDA0
P31		6-bit I/O port	RXDA0/INTP7
P32		Input/output can be specified in 1-bit units.	ASCKA0/TIP00/TOP00/TOP01
P33			TIP01/TOP01
P34			TIP10/TOP10
P35			TIP11/TOP11
P40	I/O	Port 4	SIB0
P41		3-bit I/O port	SOB0
P42		Input/output can be specified in 1-bit units.	SCKB0
P50	I/O	D Port 5 6-bit I/O port Input/output can be specified in 1-bit units.	KR0/TIQ01/TOQ01
P51			KR1/TIQ02/TOQ02
P52			KR2/TIQ03/TOQ03/DDI
P53			KR3/TIQ00/TOQ00/DDO
P54			KR4/DCK
P55			KR5/DMS

Table 2-2. List of Pins (Port Pins) (1/2)

Pin Name	I/O	Function	Alternate Function
P70 to P79	I/O	Port 7 10-bit I/O port Input/output can be specified in 1-bit units.	ANI0 to ANI9
P90	I/O	Port 9	KR6/TXDA1
P91		9-bit I/O port	KR7/RXDA1
P96		Input/output can be specified in 1-bit units.	TIP21/TOP21
P97			SIB1/TIP20/TOP20
P98			SOB1
P99			SCKB1
P913			INTP4/PCL
P914			INTP5
P915			INTP6
PCM0	I/O	Port CM	-
PCM1		2-bit I/O port Input/output can be specified in 1-bit units.	CLKOUT
PDL0 to PDL4	I/O	Port DL	_
PDL5		8-bit I/O port Input/output can be specified in 1-bit units.	FLMD1
PDL6, PDL7			_

Table 2-2. List of Pins (Port Pins) (2/2)

(2) Non-port pins

Pin Name	I/O	Function	Alternate Function
NMI ^{Note}	Input	External interrupt input P02 (non-maskable, with analog noise eliminated)	
INTP0	Input	External interrupt request input	P03/ADTRG
INTP1	- ·	(maskable, with analog noise eliminated)	P04
INTP2			P05/DRST
INTP3			P06
INTP4			P913/PCL
INTP5			P914
INTP6			P915
INTP7			P31/RXDA0
TIP00	Input	External event/clock input (TMP00)	P32/ASCKA0/TOP00/TOP01
TIP01		External event input (TMP01)	P33/TOP01
TIP10		External event/clock input (TMP10)	P34/TOP10
TIP11		External event input (TMP11)	P35/TOP11
TIP20		External event/clock input (TMP20)	P97/SIB1/TOP20
TIP21		External event input (TMP21)	P96/TOP21
TIP30		External event/clock input (TMP30)	P01/TOP30
TIP31		External event input (TMP31)	P00/TOP31
TOP00	Output	Timer output (TMP00)	P32/ASCKA0/TIP00/TOP01
TOP01		Timer output (TMP01)	P32/ASCKA0/TIP00/TOP00
			P33/TIP01
TOP10		Timer output (TMP10)	P34/TIP10
TOP11		Timer output (TMP11)	P35/TIP11
TOP20		Timer output (TMP20)	P97/SIB1/TIP20
TOP21		Timer output (TMP21)	P96/TIP21
TOP30		Timer output (TMP30)	P01/TIP30
TOP31		Timer output (TMP31)	P00/TIP31
TIQ00	Input	External event/clock input (TMQ00)	P53/KR3/TOQ00/DDO
TIQ01		External event input (TMQ01)	P50/KR0/TOQ01
TIQ02		External event input (TMQ02)	P51/KR1/TOQ02
TIQ03		External event input (TMQ03)	P52/KR2/TOQ03/DDI

Table 2-3. List of Pins (Non-Port Pins) (1/3)

Note The NMI pin alternately functions as the P02 pin. It functions as the P02 pin after reset. To enable the NMI pin, set the PMC0.PMC02 bit to 1. The initial setting of the NMI pin is "No edge detected". Select the NMI pin valid edge using INTF0 and INTR0 registers.

Table 2-3. List of Pins (Non-Port Pins) (2/3)

Pin Name	I/O	Function Alternate Function		
TOQ00	Output	Timer output (TMQ00)	P53/KR3/TIQ00/DDO	
TOQ01		Timer output (TMQ01)	P50/KR0/TIQ01	
TOQ02		Timer output (TMQ02)	P51/KR1/TIQ02	
TOQ03		Timer output (TMQ03)	P52/KR2/TIQ03/DDI	
SIB0	Input	Serial receive data input (CSIB0)	P40	
SIB1		Serial receive data input (CSIB1)	P97/TIP20/TOP20	
SOB0	Output	Serial transmit data output (CSIB0)	P41	
SOB1		Serial transmit data output (CSIB1)	P98	
SCKB0	I/O	Serial clock I/O (CSIB0)	P42	
SCKB1		Serial clock I/O (CSIB1)	P99	
RXDA0	Input	Serial receive data input (UARTA0)	P31/INTP7	
RXDA1		Serial receive data input (UARTA1)	P91/KR7	
TXDA0	Output	Serial transmit data output (UARTA0)	P30	
TXDA1		Serial transmit data output (UARTA1)	P90/KR6	
ASCKA0	Input	Baud rate clock input to UARTA0	P32/TIP00/TOP00/TOP01	
ANI0 to ANI9	Input	Analog voltage input to A/D converter	P70 to P79	
AV _{REF0}	Input	Reference voltage input to A/D converter, – positive power supply for alternate-function port 7 –		
AVss	-	Ground potential for A/D and D/A converters (same potential – as Vss)		
ADTRG	Input	A/D converter external trigger input	P03/INTP0	
KR0	Input	Key interrupt input	P50/TIQ01/TOQ01	
KR1			P51/TIQ02/TOQ02	
KR2			P52/TIQ03/TOQ03/DDI	
KR3			P53/TIQ00/TOQ00/DDO	
KR4			P54/DCK	
KR5			P55/DMS	
KR6			P90/TXDA1	
KR7			P91/RXDA1	
DMS	Input	Debug mode select	P55/KR5	
DDI	Input	Debug data input	P52/KR2/TIQ03/TOQ03	
DDO	Output	Debug data output	P53/KR3/TIQ00/TOQ00	
DCK	Input	Debug clock input	P54/KR4	
DRST	Input	Debug reset input	P05/INTP2	
FLMD0	Input	Flash programming mode setting pins		
FLMD1			PDL5	
CLKOUT	Output	Internal system clock output PCM1		

Pin Name	I/O	Function Alternate Function	
PCL	Output	Clock output (timing output of X1 input clock and subclock)	P913/INTP4
REGC	_	Regulator output stabilizing capacitor connection	-
RESET	Input	System reset input	-
X1	Input	Main clock resonator connection	-
X2	-		-
XT1	Input	Subclock resonator connection	-
XT2	-		-
VDD	-	Positive power supply pin for internal circuitry –	
Vss	_	Ground potential for internal circuitry –	
EVDD	_	Positive power supply pin for external circuitry (same potential as VDD) –	
EVss	_	Ground potential for external circuitry (same potential as Vss) -	

Table 2-3. List of Pins (Non-Port Pins) (3/3)

2.2 Description of Pin Functions

(1) P00 to P06 (port 0) ... 3-state I/O

P00 to P06 function as a 7-bit I/O port that can be set to input or output in 1-bit units.

Besides functioning as an I/O port, these pins operate as NMI input, external interrupt request signal input, timer/counter I/O, external trigger of the A/D converter, and debug reset input.

This port can be set in the port mode or control mode in 1-bit units. The valid edge of each pin is specified by the INTR0 and INTF0 registers.

An on-chip pull-up resistor can be connected to P00 to P06 by using pull-up resistor option register 0 (PU0).

(a) Port mode

P00 to P06 can be set in the input or output mode in 1-bit units, by using port mode register 0 (PM0).

(b) Control mode

- (i) NMI (Non-maskable interrupt request) ... input This pin inputs a non-maskable interrupt request signal.
- (ii) INTP0 to INTP3 (External interrupt request) ... input These pins input external interrupt request signals.

(iii) TIP30, TIP31 (Timer input) ... input

These pins input an external count clock to timer P3 (TMP3).

(iv) TOP30, TOP31 (Timer output) ... output

These pins output a pulse signal from timer P3 (TMP3).

(v) ADTRG (A/D trigger input) ... input

This pin inputs an external trigger to the A/D converter. It is controlled by using A/D converter mode register 0 (ADA0M0).

(vi) DRST (Debug reset) ... input

This pin inputs a debug reset signal, a negative-logic signal that asynchronously initializes the on-chip debug circuit. To deassert this signal, reset or invalidate the on-chip debug circuit. Deassert this signal when the debug function is not used.

For details, see CHAPTER 24 ON-CHIP DEBUG FUNCTION.

(2) P30 to P35 (port 3) ... 3-state I/O

P30 to P35 function as a 6-bit I/O port that can be set to input or output in 1-bit units.

Besides functioning as an I/O port, these pins operate as external interrupt request signal input, serial interface I/O, and timer/counter I/O. This port can be set in the port mode or control mode in 1-bit units. The valid edge of each pin is specified by the INTR3L and INTF3L registers.

An on-chip pull-up resistor can be connected to P30 to P35 by using pull-up resistor option register 3 (PU3).

(a) Port mode

P30 to P35 can be set in the input or output mode in 1-bit units, by using port mode register 3 (PM3).

(b) Control mode

(i) RXDA0 (Receive data) ... input

This pin inputs the serial receive data of UARTA0.

(ii) TXDA0 (Transmit data) ... output

This pin outputs the serial transmit data of UARTA0.

- (iii) ASCKA0 (Asynchronous serial clock) ... input This is an input pin for UARTA0.
- (iv) INTP7 (External interrupt request) ... input This pin inputs an external interrupt request signal.
- (v) TIP00, TIP01, TIP10, TIP11 (Timer input) ... input These are input pins for timers P0 and P1 (TMP0 and TMP1).

(vi) TOP00, TOP01, TOP10, TOP11 (Timer output) ... output

These are output pins for timers P0 and P1 (TMP0 and TMP1).

(3) P40 to P42 (port 4) ... 3-state I/O

P40 to P42 function as a 3-bit I/O port that can be set to input or output in 1-bit units. Besides functioning as an I/O port, these pins operate as serial interface I/O. This port can be set in the port mode or control mode in 1-bit units.

An on-chip pull-up resistor can be connected to P40 to P42 by using pull-up resistor option register 4 (PU4).

(a) Port mode

P40 to P42 can be set in the input or output mode in 1-bit units, by using port mode register 4 (PM4).

(b) Control mode

(i) SIB0 (Serial input) ... input

This pin inputs the serial receive data of CSIB0.

(ii) SOB0 (Serial output) ... output

This pin outputs the serial transmit data of CSIB0.

(iii) SCKB0 (serial clock) ... 3-state I/O

This pin inputs/outputs the serial clock of CSIB0.

(4) P50 to P55 (Port 5) ... 3-state I/O

P50 to P55 function as a 6-bit I/O port that can be set to input or output in 1-bit units. Besides functioning as an I/O port, these pins operate as timer/counter I/O, debug function I/O, and key interrupt input. This port can be set in the port mode or control mode in 1-bit units. An on-chip pull-up resistor can be connected to P50 to P55 by using pull-up resistor option register 5 (PU5).

(a) Port mode

P50 to P55 can be set in the input or output mode in 1-bit units, by using port mode register 5 (PM5).

(b) Control mode

- (i) KR0 to KR5 (Key return) ... input These pins input a key interrupt. Their operation is specified by using the key return mode register (KRM) in the input port mode.
- (ii) TIQ00, TIQ01, TIQ02, TIQ03 (Timer input) ... input These are input pins for timer Q0 (TMQ0).
- (iii) TOQ00, TOQ01, TOQ02, TOQ03 (Timer output) ... output These are output pins for timer Q0 (TMQ0).

(iv) DDI (Debug data input) ... input

This pin inputs debug data to the on-chip debug circuit. For details, see **CHAPTER 24 ON-CHIP DEBUG FUNCTION**.

(v) DDO (Debug data output) ... output

This pin outputs debug data from the on-chip debug circuit. For details, see **CHAPTER 24 ON-CHIP DEBUG FUNCTION**.

(iv) DCK (Debug clock input) ... input

This pin inputs a debug clock to the on-chip debug circuit. For details, see **CHAPTER 24 ON-CHIP DEBUG FUNCTION**.

(vii) DMS (Debug mode select) ... input

This pin selects the debug mode of the on-chip debug circuit. For details, see **CHAPTER 24 ON-CHIP DEBUG FUNCTION**.

(5) P70 to P79 (port 7) ... 3-state I/O

P70 to P79 function as a 10-bit I/O port that can be set to input or output in 1-bit units. Besides functioning as an I/O port, these pins operate as analog input to the A/D converter in the control mode. When using the analog input pins, however, set this port in the input mode. At this time, do not read the port.

(a) Port mode

P70 to P79 can be set in the input or output mode in 1-bit units, by using port mode registers 7L and 7H (PM7L and PM7H).

(b) Control mode

P70 to P79 function alternately as the ANI0 to ANI9 pins.

(i) ANI0 to ANI9 (Analog input 0 to 9) ... input

These pins input an analog signal to the A/D converter.

(6) P90, P91, P96 to P99, P913 to P915 (port 9) ... 3-state I/O

P90, P91, P96 to P99 and P913 to P915 function as a 9-bit I/O port that can be set to input or output in 1-bit units.

Besides functioning as an I/O port, these pins operate as serial interface I/O, timer/counter I/O, clock output, external interrupt request signal input, and key interrupt input. This port can be set in the port mode or control mode in 1-bit units. The valid edge of P90, P91, P96 to P99 and P913 to P915 is specified by INTR9H and INTF9H registers.

An on-chip pull-up resistor can be connected to P90, P91, P96 to P99, and P913 to P915 by using pull-up resistor option register 9 (PU9).

(a) Port mode

P90, P91, P96 to P99, and P913 to P915 can be set in the input or output mode in 1-bit units, by using port mode register 9 (PM9).

(b) Control mode

(i) SIB1 (Serial input) ... input

This pin inputs the serial receive data of CSIB1.

(ii) SOB1 (Serial output) ... output

This pin outputs the serial transmit data of CSIB1.

(iii) SCKB1 (Serial clock) ... 3-state I/O

This pin inputs/outputs the serial clock of CSIB1.

(iv) RXDA1 (Receive data) ... input

This pin inputs the serial receive data of UARTA1.

- (v) TXDA1 (Transmit data) ... output This pin outputs the serial transmit data of UARTA1.
- (vi) TIP20, TIP21 (Timer input) ... input These are input pins for timer P2 (TMP2).
- (vii) TOP20, TOP21 (Timer output) ... output These are output pins for timer P2 (TMP2).
- (viii) PCL (Clock output) ... output This pin outputs a clock.
- (ix) INTP4 to INTP6 (External interrupt request) ... input These pins input an external interrupt request signal.

(x) KR6, KR7 (Key return) ... input

These pins input a key interrupt. Their operation is specified by the key return mode register (KRM) in the input port mode.

(7) PCM0, PCM1 (port CM) ... 3-state I/O

PCM0 and PCM1 function as a 2-bit I/O port that can be set to input or output in 1-bit units. Besides functioning as an I/O port, these pins operate as bus clock output in the control mode.

(a) Port mode

PCM0 and PCM1 can be set in the input or output mode in 1-bit units, by using port mode register CM (PMCM).

(b) Control mode

(i) CLKOUT (Clock output) ... output

This pin outputs an internally generated bus clock.

(8) PDL0 to PDL7 (port DL) ... 3-state I/O

PDL0 to PDL7 function as an 8-bit I/O port that can be set to input or output in 1-bit units. PDL5 also functions as the FLMD1 pin when the flash memory is programmed (when a high level is input to FLMD0). At this time, be sure to input a low level to the FLMD1 pin.

(a) Port mode

PDL0 to PDL7 can be set in the input or output mode in 1-bit units, by using port mode register DL (PMDL).

(9) RESET (Reset) ... input

RESET input is asynchronous input. When a signal with a fixed low level width is input to the RESET pin regardless of the operating clock, the system is reset, taking precedence over all the other operations. This pin is used to release the standby mode (HALT, IDLE, or STOP), as well as for normal initialization/start.

(10) X1, X2 (Crystal for main clock)

These pins are used to connect the resonator that generates the system clock.

(11) XT1, XT2 (Crystal for subclock)

These pins are used to connect the resonator that generates the subclock.

(12) AVss (Ground for analog)

This is a ground pin for the A/D converter and alternate-function ports.

(13) AVREF0 (Analog reference voltage) ... input

This pin supplies positive analog power to the A/D converter and alternate-function ports. It also supplies a reference voltage to the A/D converter.

(14) EVDD (Power supply for port)

This pin supplies positive power to the I/O ports and alternate-function pins.

(15) EVss (Ground for port)

This is a ground pin for the I/O ports and alternate-function pins.

(16) VDD (Power supply)

This pin supplies positive power. Connect all the VDD pins to a positive power supply.

(17) Vss (Ground)

This is a ground pin. Connect all the Vss pins to ground.

(18) FLMD0 (Flash programming mode) ... input

This is a signal input pin for flash memory programming mode. Connect this pin to Vss in the normal operation mode.

(19) REGC (Regulator control) ... input

This pin connects a capacitor for the regulator.

2.3 Pin I/O Circuit Types and Recommended Connection of Unused Pins

			(1/2
Pin	I/O Circuit Type		Recommended Connection
P00/TIP31/TOP31	5-W	Input: Inde	pendently connect to EV_{DD} or EV_{SS} via a resistor
P01/TIP30/TOP30		Output: Leav	ve open
P02/NMI			
P03/INTP0/ADTRG			
P04/INTP1			
P05/INTP2/DRST	5-AF	Input: Inde Output: Leav	pendently connect to EVss ve open
P06/INTP3	5-W	Input: Inde Output: Leav	pendently connect to EV_{DD} or EV_{SS} via a resistor ve open
P30/TXDA0	5-A	Input: Inde	pendently connect to EV_{DD} or EV_{SS} via a resistor
P31/RXDA0/INTP7	5-W	Output: Leav	ve open
P32/ASCKA0/TIP00/TOP00/ TOP01			
P33/TIP01/TOP01			
P34/TIP10/TOP10			
P35/TIP11/TOP11			
P40/SIB0	5-W	Input: Inde	pendently connect to EVDD or EVss via a resistor
P41/SOB0	5-A	Output: Leav	ve open
P42/SCKB0	5-W		
P50/KR0/TIQ01/TOQ01	5-W	Input: Inde	pendently connect to EVDD or EVss via a resistor
P51/KR1/TIQ02/TOQ02		Output: Leav	ve open
P52/KR2/TIQ03/TOQ03/DDI			
P53/KR3/TIQ00/TOQ00/DDO			
P54/KR4/DCK			
P55/KR5/DMS			

(2/2)

		(2/2)
Pin	I/O Circuit Type	Recommended Connection
P70/ANI0 to P79/ANI9	11-G	Input: Independently connect to AVREFO or AVSS via a resistor Output: Leave open
P90/KR6/TXDA1	5-W	Input: Independently connect to EVDD or EVSS via a resistor
P91/KR7/RXDA1		Output: Leave open
P96/TIP21/TOP21		
P97/SIB1/TIP20/TOP20		
P98/SOB1	5-A	
P99/SCKB1	5-W	
P913/INTP4/PCL		
P914/INTP5		
P915/INTP6		
PCM0	5	Input: Independently connect to EVDD or EVSS via a resistor
PCM1/CLKOUT		Output: Leave open
PDL0 to PDL4	5	Input: Independently connect to EVDD or EVSS via a resistor
PDL5/FLMD1		Output: Leave open
PDL6, PDL7		
AV _{REF0}	-	Directly connect to VDD
AVss	-	-
FLMD0 ^{Note}	-	Directly connect to Vss
REGC	_	_
RESET	2	-
X1	-	-
X2	-	-
XT1	16	Connect to Vss via a resistor
XT2	16	Leave open
V _{DD}	-	-
Vss	-	-
EVDD	-	-
EVss	-	-

Note If noise that exceeds the noise elimination width is input to the RESET pin during self programming, the flash on-board mode may be entered depending on the capacitance charge end timing when a capacitor is connected to the FLMD0 pin. Therefore, do not connect a capacitor to the FLMD0 pin.

2.4 Pin I/O Circuits




Figure 2-1. Pin I/O Circuit Types (1/2)




Figure 2-1. Pin I/O Circuit Types (2/2)

CHAPTER 3 CPU FUNCTION

The CPU of the V850ES/HE2 is based on RISC architecture and executes almost all instructions with one clock by using a 5-stage pipeline.

3.1 Features

- Minimum instruction execution time: 50 ns (at 20 MHz operation)
- \bigcirc Memory space $\hfill Program (physical address) space: 64 MB linear <math display="inline">\hfill$

Data (logical address) space: 4 GB linear

- \bigcirc General-purpose registers: 32 bits \times 32 registers
- \bigcirc Internal 32-bit architecture
- \bigcirc 5-stage pipeline control
- \bigcirc Multiplication/division instruction
- Saturation operation instruction
- 32-bit shift instruction: 1 clock
- O Load/store instruction with long/short format
- \bigcirc Four types of bit manipulation instructions
 - SET1
 - CLR1
 - NOT1
 - TST1

3.2 CPU Register Set

The registers of the V850ES/HE2 can be classified into two types: general-purpose program registers and dedicated system registers. All the registers are 32 bits wide.

For details, refer to the V850ES Architecture User's Manual.

(1) Program register set	(2) System register set
31 (0 31
r0 (Zero register)	EIPC (Interrupt status saving register)
r1 (Assembler-reserved register)	EIPSW (Interrupt status saving register)
r2	
r3 (Stack pointer (SP))	FEPC (NMI status saving register)
r4 (Global pointer (GP))	FEPSW (NMI status saving register)
r5 (Text pointer (TP))	
r6	ECR (Interrupt source register)
r7	
r8	PSW (Program status word)
r9	
r10	CTPC (CALLT execution status saving register)
r11	CTPSW (CALLT execution status saving register)
r12	
r13	DBPC (Exception/debug trap status saving register
r14	DBPSW (Exception/debug trap status saving register
r15	
r16	
r17	CTBP (CALLT base pointer)
r18	_
r19	-
r20	-
r21	-
r22	-
r23	-
r24	4
r25	4
r26	4
r27	4
r28	4
r29	4
r30 (Element pointer (EP))	4
r31 (Link pointer (LP))	J
31 (Program counter)	

3.2.1 Program register set

The program registers include general-purpose registers and a program counter.

(1) General-purpose registers (r0 to r31)

Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used to store a data variable or an address variable.

However, r0 and r30 are implicitly used by instructions and care must be exercised when these registers are used. r0 always holds 0 and is used for an operation that uses 0 or addressing of offset 0. r30 is used by the SLD and SST instructions as a base pointer when these instructions access the memory. r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. When using these registers, save their contents for protection, and then restore the contents after using the registers. r2 is sometimes used by the real-time OS. If the real-time OS does not use r2, it can be used as a register for variables.


Name	Usage	Operation
rO	Zero register	Always holds 0.
r1	Assembler-reserved register	Used as working register to create 32-bit immediate data
r2	Register for address/data variable (if real-tim	e OS does not use r2)
r3	Stack pointer	Used to create a stack frame when a function is called
r4	Global pointer	Used to access a global variable in the data area
r5	Text pointer	Used as register that indicates the beginning of a text area (area where program codes are located)
r6 to r29	Register for address/data variable	
r30	Element pointer	Used as base pointer to access memory
r31	Link pointer	Used when the compiler calls a function
PC	Program counter	Holds the instruction address during program execution

Table 3-1. Program Registers

Remark For furthers details on the r1, r3 to r5, and r31 that are used in the assembler and C compiler, refer to the CA850 (C Compiler Package) Assembly Language User's Manual.

(2) Program counter (PC)

The program counter holds the instruction address during program execution. The lower 26 bits of this register are valid. Bits 31 to 26 are fixed to 0. A carry from bit 25 to 26 is ignored even if it occurs. Bit 0 is fixed to 0. This means that execution cannot branch to an odd address.



3.2.2 System register set

The system registers control the status of the CPU and hold interrupt information.

These registers can be read or written by using system register load/store instructions (LDSR and STSR), using the system register numbers listed below.

System	System Register Name	Operand S	pecification
Register Number		LDSR Instruction	STSR Instruction
0	Interrupt status saving register (EIPC) ^{Note 1}	\checkmark	\checkmark
1	Interrupt status saving register (EIPSW) ^{Note 1}	\checkmark	\checkmark
2	NMI status saving register (FEPC) ^{Note 1}	\checkmark	\checkmark
3	NMI status saving register (FEPSW) ^{Note 1}	\checkmark	\checkmark
4	Interrupt source register (ECR)	×	\checkmark
5	Program status word (PSW)	\checkmark	\checkmark
6 to 15	Reserved for future function expansion (operation is not guaranteed if these registers are accessed)	×	×
16	CALLT execution status saving register (CTPC)	\checkmark	\checkmark
17	CALLT execution status saving register (CTPSW)	\checkmark	\checkmark
18	Exception/debug trap status saving register (DBPC)	$\sqrt{Note 2}$	√ ^{Note 2}
19	Exception/debug trap status saving register (DBPSW)	$\sqrt{Note 2}$	√ ^{Note 2}
20	CALLT base pointer (CTBP)	\checkmark	\checkmark
21 to 31	Reserved for future function expansion (operation is not guaranteed if these registers are accessed)	×	×

Table 3-2.	System	Register	Numbers
------------	--------	----------	---------

- **Notes 1.** Because only one set of these registers is available, the contents of these registers must be saved by program if multiple interrupts are enabled.
 - **2.** These registers can be accessed only during the interval between the execution of the DBTRAP instruction or illegal opcode and the DBRET instruction.
- Caution Even if EIPC or FEPC, or bit 0 of CTPC is set to 1 by the LDSR instruction, bit 0 is ignored when execution is returned to the main routine by the RETI instruction after interrupt servicing (this is because bit 0 of the PC is fixed to 0). Set an even value to EIPC, FEPC, and CTPC (bit 0 = 0).
- Remark √: Can be accessed ×: Access prohibited

(1) Interrupt status saving registers (EIPC and EIPSW)

EIPC and EIPSW are used to save the status when an interrupt occurs.

If a software exception or a maskable interrupt occurs, the contents of the program counter (PC) are saved to EIPC, and the contents of the program status word (PSW) are saved to EIPSW (these contents are saved to the NMI status saving registers (FEPC and FEPSW) if a non-maskable interrupt occurs).


The address of the instruction next to the instruction under execution, except some instructions (see **14.8 Periods in Which Interrupts Are Not Acknowledged by CPU**), is saved to EIPC when a software exception or a maskable interrupt occurs.

The current contents of the PSW are saved to EIPSW.

Because only one set of interrupt status saving registers is available, the contents of these registers must be saved by program when multiple interrupts are enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved for future function expansion (these bits are always fixed to 0).

The value of EIPC is restored to the PC and the value of EIPSW to the PSW by the RETI instruction.



(2) NMI status saving registers (FEPC and FEPSW)

FEPC and FEPSW are used to save the status when a non-maskable interrupt (NMI) occurs.

If an NMI occurs, the contents of the program counter (PC) are saved to FEPC, and those of the program status word (PSW) are saved to FEPSW.


The address of the instruction next to the one of the instruction under execution, except some instructions, is saved to FEPC when an NMI occurs.

The current contents of the PSW are saved to FEPSW.

Because only one set of NMI status saving registers is available, the contents of these registers must be saved by program when multiple interrupts are enabled.


Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved for future function expansion (these bits are always fixed to 0).

The value of FEPC is restored to the PC and the value of FEPSW to the PSW by the RETI instruction.



(3) Interrupt source register (ECR)

The interrupt source register (ECR) holds the source of an exception or interrupt if an exception or interrupt occurs. This register holds the exception code of each interrupt source. Because this register is a read-only register, data cannot be written to this register using the LDSR instruction.



(4) Program status word (PSW)

The program status word (PSW) is a collection of flags that indicate the status of the program (result of instruction execution) and the status of the CPU.

If the contents of a bit of this register are changed by using the LDSR instruction, the new contents are validated immediately after completion of LDSR instruction execution. However if the ID flag is set to 1, interrupt requests will not be acknowledged while the LDSR instruction is being executed.

Bits 31 to 8 of this register are reserved for future function expansion (these bits are fixed to 0).

PSW	31	8 7 6 5 4 3 2 1 0 RFU NP EP ID SAT CY OV S Z Default value 00000020H 00000020H 00000020H 00000020H 00000020H 00000020H 000000020H
Bit position	Flag name	Meaning
31 to 8	RFU	Reserved field. Fixed to 0.
7	NP	Indicates that a non-maskable interrupt (NMI) is being serviced. This bit is set to 1 when an NMI request is acknowledged, disabling multiple interrupts. 0: NMI is not being serviced. 1: NMI is being serviced.
6	EP	Indicates that an exception is being processed. This bit is set to 1 when an exception occurs. Even if this bit is set, interrupt requests are acknowledged.0: Exception is not being processed.1: Exception is being processed.
5	ID	Indicates whether a maskable interrupt can be acknowledged. 0: Interrupt enabled 1: Interrupt disabled
4	SAT ^{Note}	Indicates that the result of a saturation operation has overflowed and is saturated. Because this is a cumulative flag, it is set to 1 when the result of a saturation operation instruction is saturated, and is not cleared to 0 even if the subsequent operation result is not saturated. Use the LDSR instruction to clear this bit. This flag is neither set to 1 nor cleared to 0 by execution of an arithmetic operation instruction. 0: Not saturated 1: Saturated
3	CY	Indicates whether a carry or a borrow occurs as a result of an operation.0: Carry or borrow does not occur.1: Carry or borrow occurs.
2	OV ^{Note}	Indicates whether an overflow occurs during operation.0: Overflow does not occur.1: Overflow occurs.
1	S ^{Note}	Indicates whether the result of an operation is negative. 0: The result is positive or 0. 1: The result is negative.
0	Z	Indicates whether the result of an operation is 0. 0: The result is not 0. 1: The result is 0.

(2/2)

Note The result of the operation that has performed saturation processing is determined by the contents of the OV and S flags. The SAT flag is set to 1 only when the OV flag is set to 1 when a saturation operation is performed.

Status of operation result		Result of operation of		
	SAT	OV	S	saturation processing
Maximum positive value is exceeded	1	1	0	7FFFFFFH
Maximum negative value is exceeded	1	1	1	8000000H
Positive (maximum value is not exceeded)	Holds value	0	0	Operation result itself
Negative (maximum value is not exceeded)	before operation		1	

(5) CALLT execution status saving registers (CTPC and CTPSW)


CTPC and CTPSW are CALLT execution status saving registers.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and those of the program status word (PSW) are saved to CTPSW.

The contents saved to CTPC are the address of the instruction next to CALLT.

The current contents of the PSW are saved to CTPSW.

Bits 31 to 26 of CTPC and bits 31 to 8 of CTPSW are reserved for future function expansion (fixed to 0).



(6) Exception/debug trap status saving registers (DBPC and DBPSW)

DBPC and DBPSW are exception/debug trap status registers.


If an exception trap or debug trap occurs, the contents of the program counter (PC) are saved to DBPC, and those of the program status word (PSW) are saved to DBPSW.

The contents to be saved to DBPC are the address of the instruction next to the one that is being executed when an exception trap or debug trap occurs.

The current contents of the PSW are saved to DBPSW.

This register can be read or written only during the interval between the execution of the DBTRAP instruction or illegal opcode and the DBRET instruction.

Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved for future function expansion (fixed to 0). The value of DBPC is restored to the PC and the value of DBPSW to the PSW by the DBRET instruction.



(7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify a table address or generate a target address (bit 0 is fixed to 0).

Bits 31 to 26 of this register are reserved for future function expansion (fixed to 0).

CTBP	31 2625	0	əfault value
	0 0 0 0 0 0 (Base address)		xxxxxxXH
		(x:	Undefined)

3.3 Operation Modes

The V850ES/HE2 has the following operation modes.

(1) Normal operation mode

In this mode, after system reset has been released, execution branches to the reset entry address of the internal ROM and then instruction processing is started.

(2) Flash memory programming mode

In this mode, the internal flash memory can be programmed by using a flash programmer.

(3) On-chip debug mode

The V850ES/HE2 is provided with an on-chip debug function that employs the JTAG (Joint Test Action Group) communication specifications and that is executed via an on-chip debug emulator. For details, see **CHAPTER 24 ON-CHIP DEBUG FUNCTION**.

3.3.1 Specifying operation mode

Specify the operation mode by using the FLMD0 and FLMD1 pins.

In the normal mode, input a low level to the FLMD0 pin when reset is released.

In the flash memory programming mode, a high level is input to the FLMD0 pin from the flash programmer if a flash programmer is connected, but it must be input from an external circuit in the self-programming mode.

Operation When Reset Is Released		Operation Mode After Reset
FLMD0	FLMD1	
L	×	Normal operation mode
н	L	Flash memory programming mode
н	Н	Setting prohibited


Remark L: Low-level input


- H: High-level input
- ×: Don't care

3.4 Address Space

3.4.1 CPU address space

For instruction addressing, an internal ROM area of up to 1 MB, and an internal RAM area are supported in a linear address space (program space) of up to 64 MB. For operand addressing (data access), up to 4 GB of a linear address space (data space) is supported. The 4 GB address space, however, is viewed as 64 images of a 64 MB physical address space. This means that the same 64 MB physical address space is accessed regardless of the value of bits 31 to 26.






3.4.2 Wraparound of CPU address space

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid. The higher 6 bits ignore a carry or borrow from bit 25 to 26 during branch address calculation.

Therefore, the highest address of the program space, 03FFFFFH, and the lowest address, 00000000H, are contiguous addresses. That the highest address and the lowest address of the program space are contiguous in this way is called wraparound.

Caution Because the 4 KB area of addresses 03FFF000H to 03FFFFFFH is an on-chip peripheral I/O area, instructions cannot be fetched from this area. Therefore, do not execute an operation in which the result of a branch address calculation affects this area.




(2) Data space

The result of an operand address calculation operation that exceeds 32 bits is ignored. Therefore, the highest address of the data space, FFFFFFFH, and the lowest address, 00000000H, are contiguous, and wraparound occurs at the boundary of these addresses.

: 00000001H 00000000H FFFFFFFH FFFFFFFH :	Data space Data space	(+) direction	(–) direction
:			۲

3.4.3 Memory map

The areas shown below are reserved in the V850ES/HE2.








Figure 3-3. Program Memory Map

3.4.4 Areas


(1) Internal ROM area

Up to 1 MB is reserved as an internal ROM area.

(a) Internal ROM (64 KB)

64 KB are allocated to addresses 0000000H to 000FFFFH in the μ PD70F3700. Accessing addresses 0010000H to 00FFFFFH is prohibited.






(b) Internal ROM (128 KB)

128 KB are allocated to addresses 0000000H to 001FFFFH in the μ PD70F3701. Accessing addresses 0020000H to 00FFFFFH is prohibited.





(2) Internal RAM area

Up to 60 KB of address 03FF0000H to 03FFEFFFH are reserved as the internal RAM area.

(a) Internal RAM (6 KB)

6 KB are allocated to addresses 03FFD800H to 03FFEFFFH in the μ PD70F3700 and 70F3701. Accessing addresses 03FF0000H to 03FFD7FFH is prohibited.

• µPD70F3709, 70F3710





Figure 3-6. Internal RAM Area (6 KB)

(3) On-chip peripheral I/O area

4 KB of addresses 03FFF000H to 03FFFFFFH are reserved as the on-chip peripheral I/O area.





Peripheral I/O registers that have functions to specify the operation mode for and monitor the status of the onchip peripheral I/O are mapped to the on-chip peripheral I/O area. Program cannot be fetched from this area.

- Cautions 1. When a register is accessed in word units, a word area is accessed twice in halfword units in the order of lower area and higher area, with the lower 2 bits of the address ignored.
 - 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits are undefined when the register is read, and data is written to the lower 8 bits.
 - 3. Addresses not defined as registers are reserved for future expansion. The operation is undefined and not guaranteed when these addresses are accessed.

3.4.5 Recommended use of address space

The architecture of the V850ES/HE2 requires that a register that serves as a pointer be secured for address generation when operand data in the data space is accessed. The address stored in this pointer ±32 KB can be directly accessed by an instruction for operand data. Because the number of general-purpose registers that can be used as a pointer is limited, however, by keeping the performance from dropping during address calculation when a pointer value is changed, as many general-purpose registers as possible can be secured for variables, and the program size can be reduced.

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Regarding the program space, therefore, a 64 MB space of contiguous addresses starting from 0000000H unconditionally corresponds to the memory map.

To use the internal RAM area as the program space, access addresses 03FFD800H to 03FFEFFFH (6 KB).

(2) Data space

With the V850ES/HE2, it seems that there are sixty-four 64 MB address spaces on the 4 GB CPU address space. Therefore, the least significant bit (bit 25) of a 26-bit address is sign-extended to 32 bits and allocated as an address.

(a) Application example of wraparound

If R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, a range of addresses 00000000H ±32 KB can be addressed by sign-extended disp16. All the resources, including the internal hardware, can be addressed by one pointer.

The zero register (r0) is a register fixed to 0 by hardware, and practically eliminates the need for registers dedicated to pointers.





Figure 3-8. Wraparound





3.4.6 Peripheral I/O registers

			D 444	Manipulatable Bits			Defeuitt Malue
Address	Function Register Name	Symbol	R/W	1	8	16	Default Value
FFFFF004H	Port DLL	PDLL	R/W	\checkmark	\checkmark		Undefined
FFFFF00CH	Port CM	PCM		\checkmark			Undefined
FFFFF024H	Port mode register DLL	PMDLL		\checkmark	\checkmark		FFH
FFFFF02CH	Port mode register CM	PMCM		\checkmark	\checkmark		FFH
FFFFF04CH	Port mode control register CM	PMCCM		\checkmark	\checkmark		00H
FFFFF06EH	System wait control register	VSWC			\checkmark		77H
FFFFF100H	Interrupt mask register 0	IMR0				\checkmark	FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L		\checkmark	\checkmark		FFH
FFFFF101H	Interrupt mask register 0H	IMR0H		\checkmark	\checkmark		FFH
FFFFF102H	Interrupt mask register 1	IMR1					FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L		\checkmark	\checkmark		FFH
FFFFF103H	Interrupt mask register 1H	IMR1H		\checkmark	\checkmark		FFH
FFFFF104H	Interrupt mask register 2	IMR2				\checkmark	FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L		\checkmark	\checkmark		FFH
FFFFF105H	Interrupt mask register 2H	IMR2H		\checkmark	\checkmark		FFH
FFFFF110H	Interrupt control register	LVIIC		\checkmark	\checkmark		47H
FFFFF112H	Interrupt control register	PIC0		\checkmark	\checkmark		47H
FFFFF114H	Interrupt control register	PIC1		\checkmark	\checkmark		47H
FFFFF116H	Interrupt control register	PIC2		\checkmark	\checkmark		47H
FFFFF118H	Interrupt control register	PIC3		\checkmark	\checkmark		47H
FFFFF11AH	Interrupt control register	PIC4		\checkmark	\checkmark		47H
FFFFF11CH	Interrupt control register	PIC5		\checkmark	\checkmark		47H
FFFFF11EH	Interrupt control register	PIC6		\checkmark	\checkmark		47H
FFFFF120H	Interrupt control register	PIC7		\checkmark	\checkmark		47H
FFFFF122H	Interrupt control register	TQ0OVIC		\checkmark	\checkmark		47H
FFFFF124H	Interrupt control register	TQ0CCIC0		\checkmark	\checkmark		47H
FFFFF126H	Interrupt control register	TQ0CCIC1		\checkmark	\checkmark		47H
FFFFF128H	Interrupt control register	TQ0CCIC2		\checkmark	\checkmark		47H
FFFFF12AH	Interrupt control register	TQ0CCIC3		\checkmark	\checkmark		47H
FFFFF12CH	Interrupt control register	TPOOVIC		\checkmark	\checkmark		47H
FFFFF12EH	Interrupt control register	TP0CCIC0		\checkmark	\checkmark		47H
FFFFF130H	Interrupt control register	TP0CCIC1		\checkmark	\checkmark		47H
FFFFF132H	Interrupt control register	TP10VIC		\checkmark	\checkmark		47H
FFFFF134H	Interrupt control register	TP1CCIC0		\checkmark	\checkmark		47H
FFFFF136H	Interrupt control register	TP1CCIC1		\checkmark	\checkmark		47H
FFFFF138H	Interrupt control register	TP2OVIC		\checkmark	\checkmark		47H
FFFFF13AH	Interrupt control register	TP2CCIC0		\checkmark	\checkmark		47H
FFFFF13CH	Interrupt control register	TP2CCIC1		\checkmark	\checkmark		47H
FFFFF13EH	Interrupt control register	TP3OVIC					47H

	1						(2/7)
Address	Function Register Name	Symbol	R/W			le Bits	Default Value
FFFFF140H	Interrupt control register	TP3CCIC0	R/W	1 √	8 √	16	47H
FFFFF142H	Interrupt control register	TP3CCIC0		v √	v √		47H
FFFFF144H	Interrupt control register	TMOEQICO	_	v √	v √		47H
FFFFF146H	Interrupt control register	CBORIC		V	V		47H
FFFFF148H	Interrupt control register	CBOTIC	_	V	V		47H
FFFFF14AH	Interrupt control register	CB1RIC	_	V	v √		47H
FFFFF14CH	Interrupt control register	CBITIC		v √	√ √		47H
FFFFF14EH	Interrupt control register	UAORIC		v √	v √		47H
					v √		
FFFFF150H	Interrupt control register				v √		47H
FFFFF152H	Interrupt control register	UA1RIC			v √	-	47H
FFFFF154H	Interrupt control register	UA1TIC		√	-		47H
FFFFF156H	Interrupt control register	ADIC		√	V		47H
FFFFF160H	Interrupt control register	KRIC		√	V		47H
FFFFF162H	Interrupt control register	WTIIC		√			47H
FFFFF164H	Interrupt control register	WTIC		V	V		47H
FFFFF1FAH	In-service priority register	ISPR	R	\checkmark			00H
FFFFF1FCH	Command register	PRCMD	W		\checkmark		Undefined
FFFFF1FEH	Power save control register	PSC	R/W	\checkmark	\checkmark		00H
FFFFF200H	A/D converter mode register 0	ADA0M0		\checkmark	\checkmark		00H
FFFFF201H	A/D converter mode register 1	ADA0M1		\checkmark	\checkmark		00H
FFFFF202H	A/D converter channel specification register 0	ADA0S		\checkmark	\checkmark		00H
FFFFF203H	A/D converter mode register 2	ADA0M2		\checkmark	\checkmark		00H
FFFFF204H	Power-fail compare mode register	ADA0PFM		\checkmark	\checkmark		00H
FFFFF205H	Power-fail compare threshold value register	ADA0PFT		\checkmark	\checkmark		00H
FFFFF210H	A/D conversion result register 0	ADA0CR0	R			\checkmark	Undefined
FFFFF211H	A/D conversion result register 0H	ADA0CR0H			\checkmark		Undefined
FFFFF212H	A/D conversion result register 1	ADA0CR1				\checkmark	Undefined
FFFFF213H	A/D conversion result register 1H	ADA0CR1H			\checkmark		Undefined
FFFFF214H	A/D conversion result register 2	ADA0CR2				\checkmark	Undefined
FFFFF215H	A/D conversion result register 2H	ADA0CR2H					Undefined
FFFFF216H	A/D conversion result register 3	ADA0CR3					Undefined
FFFFF217H	A/D conversion result register 3H	ADA0CR3H					Undefined
FFFFF218H	A/D conversion result register 4	ADA0CR4					Undefined
FFFFF219H	A/D conversion result register 4H	ADA0CR4H				1	Undefined
FFFFF21AH	A/D conversion result register 5	ADA0CR5				\checkmark	Undefined
FFFFF21BH	A/D conversion result register 5H	ADA0CR5H				İ	Undefined
FFFFF21CH	A/D conversion result register 6	ADA0CR6					Undefined
FFFF21DH	A/D conversion result register 6H	ADA0CR6H					Undefined
FFFFF21EH	A/D conversion result register 7	ADA0CR7					Undefined
FFFFF21FH	A/D conversion result register 7H	ADA0CR7H	_				Undefined

	1						(3/7
Address	Function Register Name	Symbol	R/W			ole Bits	Default Value
		ADA0CR8	B	1	8	16 √	Undefined
FFFFF220H	A/D conversion result register 8		н Н		V	N	Undefined
FFFFF221H	A/D conversion result register 8H	ADA0CR8H			N		
FFFFF222H	A/D conversion result register 9	ADA0CR9	_		1	N	Undefined
FFFFF223H	A/D conversion result register 9H	ADA0CR9H		1	V		Undefined
FFFFF300H	Key return mode register	KRM	R/W	√	V		00H
FFFFF308H	Selector operation control register 0	SELCNT0		V	V		00H
FFFFF318H	Noise elimination control register	NFC	_	√ /	V		00H
FFFFF400H	Port 0	P0		√			Undefined
FFFFF406H	Port 3L	P3L	_	√	V		Undefined
FFFFF408H	Port 4	P4	_		\checkmark		Undefined
FFFFF40AH	Port 5	P5	_		\checkmark		Undefined
FFFFF40EH	Port 7L	P7L		\checkmark	\checkmark		Undefined
FFFFF40FH	Port 7H	P7H		\checkmark	\checkmark		Undefined
FFFFF412H	Port 9	P9				\checkmark	Undefined
FFFFF412H	Port 9L	P9L		\checkmark	\checkmark		Undefined
FFFFF413H	Port 9H	P9H		\checkmark	\checkmark		Undefined
FFFFF420H	Port mode register 0	PM0		\checkmark	\checkmark		FFH
FFFFF426H	Port mode register 3L	PM3L		\checkmark	\checkmark		FFH
FFFFF428H	Port mode register 4	PM4		\checkmark	\checkmark		FFH
FFFFF42AH	Port mode register 5	PM5		\checkmark	\checkmark		FFH
FFFFF42EH	Port mode register 7L	PM7L		\checkmark	\checkmark		FFH
FFFFF42FH	Port mode register 7H	PM7H		\checkmark	\checkmark		FFH
FFFFF432H	Port mode register 9	PM9				\checkmark	FFFFH
FFFFF432H	Port mode register 9L	PM9L		\checkmark	\checkmark		FFH
FFFFF433H	Port mode register 9H	PM9H		\checkmark	\checkmark		FFH
FFFFF440H	Port mode control register 0	PMC0		\checkmark	\checkmark		00H
FFFFF446H	Port mode control register 3L	PMC3L		\checkmark	\checkmark		00H
FFFFF448H	Port mode control register 4	PMC4		\checkmark	\checkmark		00H
FFFFF44AH	Port mode control register 5	PMC5		\checkmark	\checkmark		00H
FFFFF452H	Port mode control register 9	PMC9					0000H
FFFFF452H	Port mode control register 9L	PMC9L		\checkmark			00H
FFFFF453H	Port mode control register 9H	РМС9Н					00H
FFFFF460H	Port function control register 0	PFC0				1	00H
FFFFF466H	Port function control register 3L	PFC3L		\checkmark			00H
FFFFF46AH	Port function control register 5	PFC5		√	√		00H
FFFFF472H	Port function control register 9	PFC9	-				0000H
FFFFF472H	Port function control register 9L	PFC9L					00Н
FFFFF473H	Port function control register 9H	PFC9H		V	V		оон
FFFFF540H	TMQ0 control register 0	TQ0CTL0	_	V	V	1	оон
FFFFF541H	TMQ0 control register 1	TQ0CTL1	\neg	V	V		оон

www.DataSheet4U.com (4/7)

							(4/7)
Address	Function Register Name	Symbol	R/W	Manip	oulatab	ole Bits	Default Value
				1	8	16	
FFFFF542H	TMQ0 I/O control register 0	TQ0IOC0	R/W				00H
FFFFF543H	TMQ0 I/O control register 1	TQ0IOC1			\checkmark		00H
FFFFF544H	TMQ0 I/O control register 2	TQ0IOC2		\checkmark	\checkmark		00H
FFFFF545H	TMQ0 option register 0	TQ0OPT0		\checkmark	\checkmark		00H
FFFFF546H	TMQ0 capture/compare register 0	TQ0CCR0				\checkmark	0000H
FFFFF548H	TMQ0 capture/compare register 1	TQ0CCR1				\checkmark	0000H
FFFFF54AH	TMQ0 capture/compare register 2	TQ0CCR2				\checkmark	0000H
FFFFF54CH	TMQ0 capture/compare register 3	TQ0CCR3				\checkmark	0000H
FFFFF54EH	TMQ0 counter read buffer register	TQ0CNT	R			\checkmark	0000H
FFFFF590H	TMP0 control register 0	TP0CTL0	R/W	\checkmark	\checkmark		00H
FFFFF591H	TMP0 control register 1	TP0CTL1		\checkmark	\checkmark		00H
FFFFF592H	TMP0 I/O control register 0	TP0IOC0		\checkmark	\checkmark		00H
FFFF593H	TMP0 I/O control register 1	TP0IOC1		\checkmark	\checkmark		00H
FFFFF594H	TMP0 I/O control register 2	TP0IOC2		\checkmark	\checkmark		00H
FFFFF595H	TMP0 option register 0	TP0OPT0		\checkmark	\checkmark		00H
FFFFF596H	TMP0 capture/compare register 0	TP0CCR0				\checkmark	0000H
FFFFF598H	TMP0 capture/compare register 1	TP0CCR1				\checkmark	0000H
FFFFF59AH	TMP0 counter read buffer register	TPOCNT	R			\checkmark	0000H
FFFFF5A0H	TMP1 control register 0	TP1CTL0	R/W				00H
FFFFF5A1H	TMP1 control register 1	TP1CTL1		\checkmark			00H
FFFFF5A2H	TMP1 I/O control register 0	TP1IOC0					00H
FFFFF5A3H	TMP1 I/O control register 1	TP1IOC1			\checkmark		00H
FFFFF5A4H	TMP1 I/O control register 2	TP1IOC2					00H
FFFFF5A5H	TMP1 option register 0	TP1OPT0					00H
FFFFF5A6H	TMP1 capture/compare register 0	TP1CCR0				\checkmark	0000H
FFFF5A8H	TMP1 capture/compare register 1	TP1CCR1				\checkmark	0000H
FFFF5AAH	TMP1 counter read buffer register	TP1CNT	R			\checkmark	0000H
FFFF5B0H	TMP2 control register 0	TP2CTL0	R/W				00H
FFFF5B1H	TMP2 control register 1	TP2CTL1		\checkmark	\checkmark		00H
FFFF5B2H	TMP2 I/O control register 0	TP2IOC0					00H
FFFF5B3H	TMP2 I/O control register 1	TP2IOC1					00H
FFFF5B4H	TMP2 I/O control register 2	TP2IOC2					00H
FFFF5B5H	TMP2 option register 0	TP2OPT0					00H
FFFF5B6H	TMP2 capture/compare register 0	TP2CCR0				\checkmark	0000H
FFFF5B8H	TMP2 capture/compare register 1	TP2CCR1					0000H
FFFF5BAH	TMP2 counter read buffer register	TP2CNT	R				0000H
FFFF5C0H	TMP3 control register 0	TP3CTL0	R/W				00H
FFFF5C1H	TMP3 control register 1	TP3CTL1				1	00H
FFFF5C2H	TMP3 I/O control register 0	TP3IOC0		√	V	1	00H
FFFFF5C3H	TMP3 I/O control register 1	TP3IOC1		1	√	1	00H

				Manie	Julatok	ole Bits	(5/7)
Address	Function Register Name	Symbol	R/W	iviarių 1	8	ле ыіз 16	Default Value
FFFF5C4H	TMP3 I/O control register 2	TP3IOC2	R/W	V	√	10	оон
FFFFF5C5H	TMP3 option register 0	TP3OPT0		V	V		00H
FFFFF5C6H	TMP3 capture/compare register 0	TP3CCR0					0000H
FFFFF5C8H	TMP3 capture/compare register 1	TP3CCR1				√	0000H
FFFFF5CAH	TMP3 counter read buffer register	TP3CNT	R			, √	0000H
FFFFF680H	Watch timer operation mode register	WTM	R/W			,	00H
FFFFF690H	TMM0 control register 0	TMOCTLO			√		00H
FFFFF694H	TMM0 compare register 0	TM0CMP0				\checkmark	0000H
FFFFF6C0H	Oscillation stabilization time select register	OSTS	_				06H
FFFFF6C1H	PLL lockup time specification register	PLLS			V		03H
FFFFF6D0H	Watchdog timer mode register 2	WDTM2	_		√		67H
FFFFF6D1H	Watchdog timer enable register	WDTE	1		√		9AH
FFFFF706H	Port function control expansion register 3L	PFCE3L	1				00Н
FFFFF70AH	Port function control expansion register 5	PFCE5		√	V		00H
FFFFF712H	Port function control expansion register 9	PFCE9	_				0000H
FFFFF712H	Port function control expansion register 9L	PFCE9L					00H
FFFFF713H	Port function control expansion register 9H	PFCE9H			V		00H
FFFFF802H	System status register	SYS					00H
FFFFF80CH	Internal oscillation mode register	RCM		\checkmark			00H
FFFFF820H	Power save mode register	PSMR					00H
FFFFF824H	Lock register	LOCKR	R		\checkmark		00H
FFFFF828H	Processor clock control register	PCC	R/W	\checkmark	\checkmark		03H
FFFFF82CH	PLL control register	PLLCTL		\checkmark	\checkmark		01H
FFFFF82EH	CPU operating clock status register	CCLS	R		\checkmark		00H
FFFFF82FH	Programmable clock mode register	PCLM	R/W		\checkmark		00H
FFFFF870H	Clock monitor mode register	CLM		\checkmark	\checkmark		00H
FFFFF888H	Reset source flag register	RESF		\checkmark	\checkmark		00H
FFFFF890H	Low-voltage detection register	LVIM			\checkmark		00H
FFFFF891H	Low-voltage detection level select register	LVIS			\checkmark		00H
FFFFF892H	Internal RAM data status register	RAMS			\checkmark		01H
FFFFF8B0H	Prescaler mode register 0	PRSM0		\checkmark	\checkmark		00H
FFFFF8B1H	Prescaler compare register 0	PRSCM0			\checkmark		00H
FFFF9FCH	On-chip debug mode register	OCDM		\checkmark	\checkmark		01H
FFFFF9FEH	Peripheral emulation register 1	PEMU1		\checkmark	\checkmark		00H
FFFFFA00H	UARTA0 control register 0	UA0CTL0	1		\checkmark	1	10H
FFFFFA01H	UARTA0 control register 1	UA0CTL1	1				00H
FFFFFA02H	UARTA0 control register 2	UA0CTL2	1		\checkmark		FFH
FFFFFA03H	UARTA0 option control register 0	UA0OPT0			\checkmark		14H
FFFFFA04H	UARTA0 status register	UA0STR		\checkmark	\checkmark	1	00H

Caution For details of the OCDM register, see CHAPTER 24 ON-CHIP DEBUG FUNCTION.

		•					(6/7)
Address	Function Register Name	Symbol	R/W	Manip	oulatab	le Bits	Default Value
7001622		Gymbol	11/ VV	1	8	16	Delault Value
FFFFFA06H	UARTA0 receive data register	UA0RX	R/W		\checkmark		FFH
FFFFFA07H	UARTA0 transmit data register	UA0TX			\checkmark		FFH
FFFFFA10H	UARTA1 control register 0	UA1CTL0		\checkmark	\checkmark		10H
FFFFFA11H	UARTA1 control register 1	UA1CTL1			\checkmark		00H
FFFFFA12H	UARTA1 control register 2	UA1CTL2			\checkmark		FFH
FFFFFA13H	UARTA1 option control register 0	UA1OPT0		\checkmark	\checkmark		14H
FFFFFA14H	UARTA1 status register	UA1STR		\checkmark	\checkmark		00H
FFFFFA16H	UARTA1 receive data register	UA1RX	R		\checkmark		FFH
FFFFFA17H	UARTA1 transmit data register	UA1TX	R/W		\checkmark		FFH
FFFFFB00H	TIP00 pin noise elimination control register	P00NFC		\checkmark	\checkmark		00H
FFFFFB04H	TIP01 pin noise elimination control register	P01NFC		\checkmark	\checkmark		00H
FFFFFB08H	TIP10 pin noise elimination control register	P10NFC		\checkmark	\checkmark		00H
FFFFFB0CH	TIP11 pin noise elimination control register	P11NFC		\checkmark	\checkmark		00H
FFFFFB10H	TIP20 pin noise elimination control register	P20NFC		\checkmark	\checkmark		00H
FFFFFB14H	TIP21 pin noise elimination control register	P21NFC		\checkmark	\checkmark		00H
FFFFFB18H	TIP30 pin noise elimination control register	P30NFC		\checkmark	\checkmark		00H
FFFFFB1CH	TIP31 pin noise elimination control register	P31NFC		\checkmark	\checkmark		00H
FFFFFB50H	TIQ00 pin noise elimination control register	Q00NFC		\checkmark	\checkmark		00H
FFFFFB54H	TIQ01 pin noise elimination control register	Q01NFC		\checkmark	\checkmark		00H
FFFFFB58H	TIQ02 pin noise elimination control register	Q02NFC		\checkmark	\checkmark		00H
FFFFFB5CH	TIQ03 pin noise elimination control register	Q03NFC		\checkmark	\checkmark		00H
FFFFFC00H	External interrupt falling edge specification register 0	INTF0		\checkmark	\checkmark		00H
FFFFFC06H	External interrupt falling edge specification register 3L	INTF3L		\checkmark	\checkmark		00H
FFFFFC13H	External interrupt falling edge specification register 9H	INTF9H		\checkmark	\checkmark		00H
FFFFFC20H	External interrupt rising edge specification register 0	INTR0		\checkmark	\checkmark		00H
FFFFFC26H	External interrupt rising edge specification register 3L	INTR3L		\checkmark	\checkmark		00H
FFFFFC33H	External interrupt rising edge specification register 9H	INTR9H		\checkmark	\checkmark		00H
FFFFFC40H	Pull-up resistor option register 0	PU0		\checkmark	\checkmark		00H
FFFFFC42H	Pull-up resistor option register 1	PU1		\checkmark	\checkmark		00H
FFFFFC46H	Pull-up resistor option register 3L	PU3L		\checkmark	\checkmark		00H
FFFFFC48H	Pull-up resistor option register 4	PU4					00H
FFFFFC4AH	Pull-up resistor option register 5	PU5		\checkmark	\checkmark		00H
FFFFFC52H	Pull-up resistor option register 9	PU9					0000H
FFFFFC52H	Pull-up resistor option register 9L	PU9L	1	\checkmark		ſ	00H
FFFFFC53H	Pull-up resistor option register 9H	PU9H		\checkmark	\checkmark		00H
FFFFFD00H	CSIB0 control register 0	CB0CTL0	1	\checkmark	\checkmark		01H
FFFFFD01H	CSIB0 control register 1	CB0CTL1	1	\checkmark			00H
FFFFFD02H	CSIB0 control register 2	CB0CTL2	1		\checkmark		00H
FFFFFD03H	CSIB0 status register	CB0STR	R/W	\checkmark	\checkmark		00H

1	7	(7)	
(11	1	

								(7/7)
	Address	Function Productor Name	Symbol	R/W	Manipulatable		le Bits	Default Value
	Address	Function Register Name	Symbol	U/ M	1	8	16	Delault value
F	FFFFD04H	CSIB0 receive data register	CB0RX	R			\checkmark	0000H
	FFFFFD04H	CSIB0 receive data register L	CBORXL			\checkmark		00H
F	FFFFD06H	CSIB0 transmit data register	CB0TX	R/W			\checkmark	0000H
	FFFFFD06H	CSIB0 transmit data register L	CB0TXL			\checkmark		00H
F	FFFFD10H	CSIB1 control register 0	CB1CTL0		\checkmark	\checkmark		01H
F	FFFFD11H	CSIB1 control register 1	CB1CTL1		\checkmark	\checkmark		00H
F	FFFFD12H	CSIB1 control register 2	CB1CTL2			\checkmark		00H
F	FFFFD13H	CSIB1 status register	CB1STR		\checkmark	\checkmark		00H
F	FFFFD14H	CSIB1 receive data register	CB1RX	R			\checkmark	0000H
	FFFFFD14H	CSIB1 receive data register L	CB1RXL			\checkmark		00H
F	FFFFD16H	CSIB1 transmit data register	CB1TX	R/W			\checkmark	0000H
L	FFFFFD16H	CSIB1 transmit data register L	CB1TXL			\checkmark		00H

3.4.7 Special registers

Special registers are registers that are protected from being written with illegal data due to an inadvertent program loop. The V850ES/HE2 has the following seven special registers.

- Power save control register (PSC)
- Processor clock control register (PCC)
- Clock monitor mode register (CLM)
- Reset source flag register (RESF)
- Low-voltage detection register (LVIM)
- Internal RAM data status register (RAMS)
- On-chip debug mode register (OCDM)

In addition, the PRCDM register is provided to protect against a write access to the special registers so that the application system does not inadvertently stop due to an inadvertent program loop. A write access to the special registers is made in a specific sequence, and an illegal store operation is reported to the SYS register.

(1) Setting data to special registers

Setting data to special registers is done in the following sequence.

- <1> Prepare the data to be set to the special register in a general-purpose register.
- <2> Write the data prepared in step <1> to the PRCMD register.
- <3> Write the setting data to the special register (using following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)

<4> to <8> Insert NOP instructions (5 instructions)^{Note}.

[Description Example] When using PSC register (standby mode setting)

```
ST.B r11,PSMR[r0] ; PSMR register setting (IDLE, STOP mode setting)
<1> MOV 0x02,r10
<2> ST.B r10,PRCMD[r0] ; PRCMD register write
<3> ST.B r10,PSC[r0] ; PSC register setting
<4> NOP<sup>Note</sup> ; Dummy instruction
<5> NOP<sup>Note</sup> ; Dummy instruction
<6> NOP<sup>Note</sup> ; Dummy instruction
<7> NOP<sup>Note</sup> ; Dummy instruction
<8> NOP<sup>Note</sup> ; Dummy instruction
(next instruction)
```

No special sequence is required to read special registers.

- **Note** When switching to the IDLE mode or the STOP mode (PSC.STP bit = 1), 5 NOP instructions must be inserted immediately after switching is performed.
- Cautions 1. When a store instruction is executed to store data in the command register, interrupts are not acknowledged. This is because it is assumed that steps <2> and <3> above are performed by successive store instructions. If another instruction is placed between <2> and <3>, and if an interrupt is acknowledged by that instruction, the above sequence may not be established, causing malfunction.
 - Although dummy data is written to the PRCMD register, use the same general-purpose register used to set the special register (<3> in Example) to write data to the PRCMD register (<2> in Example). The same applies when a general-purpose register is used for addressing.


(2) Command register (PRCMD)

The PRCMD register is an 8-bit register that protects the registers that may seriously affect the application system from being written, so that the system does not inadvertently stop due to an inadvertent program loop. The first write access to a special register is valid after data has been written in advance to the PRCMD register. In this way, the value of the special register can be rewritten only in a specific sequence, so as to protect the register from an illegal write access.

The PRCMD register is write-only, in 8-bit units (undefined data is read when this register is read).

(3) System status register (SYS)

Status flags that indicate the operation status of the overall system are allocated to this register. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.



The PRERR flag operates under the following conditions.

(a) Set condition (PRERR flag = 1)

- (i) When data is written to a special register without writing anything to the PRCMD register (when <3> is executed without executing <2> in 3.4.7 (1) Setting data to special registers)
- (ii) When data is written to an on-chip peripheral I/O register other than a special register (including execution of a bit manipulation instruction) after writing data to the PRCMD register (if <3> in 3.4.7 (1) Setting data to special registers is not the setting of a special register)
- **Remark** Even if an on-chip peripheral I/O register is read (except by a bit manipulation instruction) between an operation to write the PRCMD register and an operation to write a special register, the PRERR flag is not set, and the set data can be written to the special register.

(b) Clear condition (PRERR flag = 0)

- (i) When 0 is written to the PRERR flag
- (ii) When the system is reset
- Cautions 1. If 0 is written to the PRERR bit of the SYS register, which is not a special register, immediately after a write access to the PRCMD register, the PRERR bit is cleared to 0 (the write access takes precedence).
 - 2. If data is written to the PRCMD register, which is not a special register, immediately after a write access to the PRCMD register, the PRERR bit is set to 1.

3.4.8 Cautions

www.DataSheet4U.com

(1) Registers to be set first

Be sure to set the following registers first when using the V850ES/HE2.

- System wait control register (VSWC)
- On-chip debug mode register (OCDM)
- Watchdog timer mode register 2 (WDTM2)

After setting the VSWC, OCDM, and WDTM2 registers, set the other registers as necessary.

When using the external bus, set each pin to the alternate-function bus control pin mode by using the portrelated registers after setting the above registers.

(a) System wait control register (VSWC)

The VSWC register controls wait of bus access to the on-chip peripheral I/O registers.

Three clocks are required to access an on-chip peripheral I/O register (without a wait cycle). The V850ES/HE2 requires wait cycles according to the operating frequency. Set the following value to the VSWC register in accordance with the frequency used.

The VSWC register can be read or written in 8-bit units (address: FFFFF06EH, default value: 77H).

Operating Frequency (fclk)	Set Value of VSWC	Number of Waits
32 kHz ≤ fc∟к < 16.6 MHz	00H	0 (no waits)
$16.6 \text{ MHz} \leq f_{\text{CLK}} \leq 20 \text{ MHz}$	01H	1

(b) On-chip debug mode register (OCDM)

For details, see CHAPTER 24 ON-CHIP DEBUG FUNCTION.

(c) Watchdog timer mode register 2 (WDTM2)

The WDTM2 register sets the overflow time and the operation clock of watchdog timer 2. Watchdog timer 2 automatically starts in the reset mode after reset is released. Write the WDTM2 register to activate this operation.

For details, see CHAPTER 10 FUNCTIONS OF WATCHDOG TIMER 2.

(2) Accessing specific on-chip peripheral I/O registers

This product has two types of internal system buses.

One is a CPU bus and the other is a peripheral bus that interfaces with low-speed peripheral hardware.

The clock of the CPU bus and the clock of the peripheral bus are asynchronous. If an access to the CPU and an access to the peripheral hardware conflict, therefore, unexpected illegal data may be transferred. If there is a possibility of a conflict, the number of cycles for accessing the CPU changes when the peripheral hardware is accessed, so that correct data is transferred. As a result, the CPU does not start processing of the next instruction but enters the wait state. If this wait state occurs, the number of clocks required to execute an instruction increases by the number of wait clocks shown below.

This must be taken into consideration if real-time processing is required.

When specific on-chip peripheral I/O registers are accessed, more wait states may be required in addition to the wait states set by the VSWC register.

The access conditions and how to calculate the number of wait states to be inserted (number of CPU clocks) at this time are shown below.

Peripheral Function	Register Name	Access	k
16-bit timer/event counter P (TMP)	TPnCNT	Read	1 or 2
(n = 0 to 3)	TPnCCR0, TPnCCR1	Write	1st access: No waitContinuous write: 3 or 4
		Read	1 or 2
16-bit timer/event counter Q (TMQ)	TQ0CNT	Read	1 or 2
	TQ0CCR0 to TQ0CCR3	Write	1st access: No waitContinuous write: 3 or 4
		Read	1 or 2
Watchdog timer 2 (WDT2)	WDTM2	Write (when WDT2 operating)	3
A/D converter	ADA0M0	Read	1 or 2
	ADA0CR0 to ADA0CR9	Read	1 or 2
	ADA0CR0H to ADA0CR9H	Read	1 or 2

Number of clocks necessary for access = $3 + i + j + (2 + j) \times k$

- Caution Accessing the above registers is prohibited in the following statuses. If a wait cycle is generated, it can only be cleared by a reset.
 - When the CPU operates with the subclock and the main clock oscillation is stopped
 - When the CPU operates with the internal oscillation clock

Remark i: Values (0 or 1) of higher 4 bits of VSWC register

j: Values (0 or 1) of lower 4 bits of VSWC register

(3) Restriction on conflict between sld instruction and interrupt request

(a) Description

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- Id instruction: Id.b, Id.h, Id.w, Id.bu, Id.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

Instruction <2>

mov reg1, reg2	not reg1, reg2	satsubr reg1, reg2	satsub reg1, reg2
satadd reg1, reg2	satadd imm5, reg2	or reg1, reg2	xor reg1, reg2
and reg1, reg2	tst reg1, reg2	subr reg1, reg2	sub reg1, reg2
add reg1, reg2	add imm5, reg2	cmp reg1, reg2	cmp imm5, reg2
mulh reg1, reg2	shr imm5, reg2	sar imm5, reg2	shl imm5, reg2

<Example>

<i> ld.w [r11], r10

•

If the decode operation of the mov instruction <ii> immediately before the sld instruction <iii> and an interrupt request conflict before execution of the ld instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.

<ii> mov r10, r28 <iii> sld.w 0x28, r10

(b) Countermeasure

<1> When compiler (CA850) is used

Use CA850 Ver. 2.61 or later because generation of the corresponding instruction sequence can be automatically suppressed.

<2> Countermeasure by assembler

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii>executed immediately before the sld instruction.

CHAPTER 4 PORT FUNCTIONS

4.1 Features

- O I/O ports: 51
- O Port pins function alternately as other peripheral-function I/O pins
- O Can be set in input or output mode in 1-bit units.

4.2 Basic Configuration of Ports

The V850ES/HE2 has a total of 51 I/O ports, ports 0, 3 to 5, 7, 9, CM, and DL. The port configuration is shown below.




Figure 4-1. Port Configuration

Table 4-1. Configuration of Ports

Item	Configuration
Control registers	Port mode register (PMn: n = 0, 3L, 4, 5, 7L, 7H, 9, CM, or DLL)
	Port mode control register (PMCn: n = 0, 3L, 4, 5, 9, or CM)
	Port function control register (PFCn: n = 0, 3L, 5, or 9)
	Port function control expansion register (PFCEn: n = 3L, 5, or 9)
	Pull-up resistor option register (PUn: n = 0, 3L, 4, 5, or 9)
Ports	51

Table 4-2. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pin
AV _{REF0}	Port 7
EVDD	Port 0, 3 to 5, 9, CM, DL, RESET

4.3 Port Functions

4.3.1 Operation of port function

The operation of a port differs depending on setting of the input or output mode, as follows.

(1) Writing to I/O port

(a) In output mode

A value can be written to the output latch by using a transfer instruction. The contents of the output latch are output from the pin. Once data has been written to the output latch, it is retained until new data is written to the output latch.

(b) In input mode

A value can be written to the output latch by using a transfer instruction. Because the output buffer is off, however, the status of the pin remains unchanged.

Once data has been written to the output latch, it is retained until new data is written to the output latch.

Caution Although a 1-bit memory manipulation instruction manipulates 1 bit, it accesses a port in 8-bit units. If a port has a mixture of input and output pins, therefore, the contents of the output latch of a pin set in the input mode become undefined, even if the pin is not subject to manipulation.

(2) Reading from I/O port

(a) In output mode

The contents of the output latch can be read by using a transfer instruction. The contents of the output latch are not changed.

(b) In input mode

The status of the pin can be read by using a transfer instruction. The contents of the output latch are not changed.

(3) Operation of I/O port

(a) In output mode

An operation is performed on the contents of the output latch and the result is written to the output latch. The contents of the output latch are output from the pin.

Once data has been written to the output latch, it is retained until new data is written to the output latch.

(b) In input mode

The contents of the output latch become undefined. Because the output buffer is off, however, the status of the pin remains unchanged.

Caution Although a 1-bit memory manipulation instruction manipulates 1 bit, it accesses a port in 8-bit units. If a port has a mixture of input and output pins, therefore, the contents of the output latch of a pin set in the input mode become undefined, even if the pin is not subject to manipulation.

4.3.2 Notes on setting port pins

- (1) The number of ports and alternate functions differs depending on the product. Set the registers related to the unavailable ports and alternate functions to the value after reset.
- (2) Set the registers of the ports using the following procedure.
 - <1> Set port function control register n (PFCn) and port function control expansion register n (PFCEn).
 - <2> Set port mode control register n (PMCn).
 - <3> Set external interrupt falling edge specification register n (INTFn) and external interrupt rising edge specification register n (INTRn).

If the PFCn and PFCEn registers are set after the PMCn register was set, an unexpected peripheral function pin may be set while the PFCn and PFCEn registers are being set.

- (3) The PUnm bit (which connects an on-chip pull-up resistor) of the PUn register is valid only in the input mode (PMnm bit of PMn register = 1). In the output mode (PMnm bit of PMn register = 0), the on-chip pull-up register is disconnected by hardware.
- (4) Reading the pin level and port latch is controlled by the port mode register (PMn). The same applies when an alternate function is used.
- (5) The Schmitt (SHMT)-trigger input buffer does not operate as an SHMT buffer when it is read in the port mode.

4.3.3 Port 0

Port 0 is a 7-bit port (P00 to P06) for which I/O settings can be controlled in 1-bit units.

(1) Functions of port 0

- The input/output data of the port can be specified in 1-bit units. Specified by port register 0 (P0)
- The input/output mode of the port can be specified in 1-bit units. Specified by port mode register 0 (PM0)
- Port mode or control mode (alternate function) can be specified in 1-bit units. Specified by port mode control register 0 (PMC0)
- Control mode 1 or control mode 2 can be specified in 1-bit units. Specified by port function control register 0 (PFC0)
- An on-chip pull-up resistor can be connected in 1-bit units. Specified by pull-up resistor option register 0 (PU0)
- The valid edge of the external interrupt (alternate function) can be specified in 1-bit units. Specified by external interrupt falling edge specification register 0 (INTF0) and external interrupt rising edge specification register 0 (INTR0)

Port 0 functions alternately as the following pins.

Pin	Name	Alternate-Function Pin Name	I/O	Remark	Block Type
Port 0	P00	TP31/TOP31	I/O	-	G-1
	P01	TP30/TOP30			G-1
	P02	NMI ^{Note 1}			L-1
	P03	INTP0/ADTRG			N-1
	P04	INTP1			L-1
	P05	INTP2/DRST ^{Note 2}			AA-1
	P06	INTP3			L-2

 Table 4-3. Alternate-Function Pins of Port 0

- Notes 1. The NMI pin alternately functions as the P02 pin. It functions as the P02 pin after reset. To enable the NMI pin, set the PMC0.PMC02 bit to 1. The initial setting of the NMI pin is "No edge detected". Select the NMI pin valid edge using INTF0 and INTR0 registers.
 - 2. The alternate function of the P05 pin is the on-chip debug function. After external reset, the P05/INTP2/DRST pin is initialized as the on-chip debug pin (DRST). To use the P05 pin as a port pin, not as an on-chip debug pin, the following actions must be taken.
 - <1> Clear the OCDM.OCDM0 bit (special register) to 0.
 - <2> Fix the P05/INTP2/DRST pin to the low level until the above action has been taken.

When the on-chip debug function is not used, inputting a high level to the DRST pin before the above actions are taken may cause a malfunction (CPU deadlock). Exercise utmost care in handling the P05 pin.

When a high level is not input to the P05/INTP2/DRST pin (when this pin is fixed to low level), it is not necessary to manipulate the OCDM.OCDM0 bit.


Because a pull-down resistor (30 k Ω TYP.) is connected to the buffer of the P05/INTP2/DRST pin, the pin does not have to be fixed to the low level by an external source. The pull-down resistor is disconnected by clearing the OCDM0 bit to 0.

Caution The P00 to P06 pins have hysteresis characteristics in the input mode of the alternate function, but do not have hysteresis characteristics in the port mode.

(2) Registers


(a) Port register 0 (P0)

Port register 0 (P0) is an 8-bit register that controls reading the pin level and writing the output level. This register can be read or written in 8-bit or 1-bit units.



(b) Port mode register 0 (PM0)

This is an 8-bit register that specifies the input or output mode. It can be read or written in 8-bit or 1-bit units.




(c) Port mode control register 0 (PMC0)

This is an 8-bit register that specifies the port mode or control mode. It can be read or written in 8-bit or 1bit units.

	7	6	5	4	3	2	1	0			
PMC0	0	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	PMC00			
	PMC06		Sp	ecification o	f operation n	node of P06	pin				
	0	I/O port			-		-				
	1	INTP3 inpu	ut								
	PMC05		Specification of operation mode of P05 pin								
	0	I/O port									
	1	INTP2/DR	ST input								
			·								
F	PMC04		Sp	ecification o	f operation n	node of P04	pin				
	0	I/O port									
	1	INTP1 inpu	ut								
	PMC03		Sp	ecification o	f operation n	node of P03	pin				
	0	I/O port									
	1	INTP0/AD	TRG input								
		1									
	PMC02		Sp	ecification o	f operation n	node of P02	pin				
	0	I/O port									
	1	NMI input									
	PMC01		Sp	ecification o	f operation n	node of P01	pin				
	0	I/O port									
	1	TIP30/TOF	230 I/O								
	PMC00		Sp	ecification o	f operation n	node of P00	pin				
	0	I/O port									
	1	TIP31/TOF	931 I/O								

(d) Port function control register 0 (PFC0)

This is an 8-bit register that specifies control mode 1 or control mode 2. It can be read or written in 8-bit or 1-bit units.



(e) Pull-up resistor option register 0 (PU0)

This is an 8-bit register that specifies connection of an on-chip pull-up resistor. It can be read or written in 8-bit or 1-bit units.

After re	set: 00H	R/W	Address: F	FFFFC40H				
	7	6	5	4	3	2	1	0
PU0	0	PU06	PU05	PU04	PU03	PU02	PU01	PU00
	PU0n		Control of	on-chip pull-	up resistor (connection (n = 0 to 6)	
	PU0n 0	Not connee		on-chip pull-	up resistor (connection (n = 0 to 6)	

(f) External interrupt falling edge specification register 0 (INTF0)

This is an 8-bit register that specifies detection of the falling edge of the external interrupt pin. It can be read or written in 8-bit or 1-bit units.

- Cautions 1. When the external interrupt function (alternate function) is switched to the port function, an edge may be detected. Set the port mode after clearing the INTF0n and INTR0n bits to 0.
 - 2. An analog-delay-based noise eliminator is connected to the external interrupt input pin.
 - 3. For how to set the internal noise filter (analog delay/digital delay) of INTP3, see CHAPTER 14 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

(g) External interrupt rising edge specification register 0 (INTR0)

This is an 8-bit register that specifies detection of the rising edge of the external interrupt pin. It can be read or written in 8-bit or 1-bit units.

- Cautions 1. When the external interrupt function (alternate function) is switched to the port function, an edge may be detected. Set the port mode after clearing the INTF0n and INTR0n bits to 0.
 - 2. An analog-delay-based noise eliminator is connected to the external interrupt input pin.
 - 3. For how to set the internal noise filter (analog delay/digital delay) of INTP3, see CHAPTER 14 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

Table 4-4. Valid Edge Specification

INTF0n Bit	INTR0n Bit	Valid Edge Specification (n = 2 to 6)
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 2: Control of NMI pin

n = 3: Control of INTP0 pin

n = 4: Control of INTP1 pin

n = 5: Control of INTP2 pin

n = 6: Control of INTP3 pin

4.3.4 Port 3

Port 3 is a 6-bit port (P30 to P35) for which I/O settings can be controlled in 1-bit units.

(1) Function of port 3

- The input/output data of the port can be specified in 1-bit units. Specified by port register 3L (P3L)
- The input/output mode of the port can be specified in 1-bit units. Specified by port mode register 3L (PM3L)
- Port mode or control mode (alternate function) can be specified in 1-bit units. Specified by port mode control register 3L (PMC3L)
- Control mode can be specified in 1-bit units.
 Specified by port function control register 3L (PFC3L) and port function control expansion register 3L (PFCE3L)
- An on-chip pull-up resistor can be connected in 1-bit units. Specified by pull-up resistor option register 3L (PU3L)
- The valid edge of the external interrupt (alternate function) can be specified in 1-bit units. Specified by external interrupt falling edge specification register 3L (INTF3L) and external interrupt rising edge specification register 3L (INTR3L)

Port 3 functions alternately as the following pins.

Pin	Name	Alternate-Function Pin Name	I/O	Remark	Block Type
Port 3	P30	TXDA0	I/O	_	E-2
	P31	RXDA0/INTP7			L-2
	P32	ASCKA0/TIP00/TOP00/TOP01			U-13
	P33	TIP01/TOP01			G-1
	P34	TIP10/TOP10			G-1
	P35	TIP11/TOP11			G-1

Table 4-7. Alternate-Function Pins of Port 3

Caution The P31 to P35 pins have hysteresis characteristics in the input mode of the alternate function, but do not have hysteresis characteristics in the port mode.

(2) Registers

(a) Port register 3L (P3L)

Port register 3L (P3L) is an 8-bit register that controls reading the pin level and writing the output level. This register can be read or written in 8-bit or 1-bit units.

		d R/W	Address: F	FFFF407H				
	7	6	5	4	3	2	1	0
P3L	0	0	P35	P34	P33	P32	P31	P30
	P3n		Contro	l of output da	ata (in outpu	t mode) (n =	= 0 to 5)	
	0	Output 0.						
	1	Output 1.						
Remar	O 2. Ai th	put mode: utput mode: n undefined e input moc utput.	write, the pins. When po value is v	e data writte rt 3L (P3L) vritten to P3 input level)	en to P3L i is read, tl BL and the is read for	is written. he value o written val the value	This does f P3L is re ue is imme after reset	ediately out when P3L i

(b) Port mode register 3L (PM3L)

This is an 8-bit register that specifies the input or output mode. It can be read or written in 8-bit or 1-bit units.

After rea	set: FFH	R/W	Address: F	FFFF427H				
_	7	6	5	4	3	2	1	0
PM3L	1	1	PM35	PM34	PM33	PM32	PM31	PM30
ĺ								
	PM3n			Control of	I/O mode (r	n = 0 to 5)		
	PM3n 0	Output mo	ode	Control of	I/O mode (r	n = 0 to 5)		

(c) Port mode control register 3L (PMC3L)

This is an 8-bit register that specifies the port mode or control mode. It can be read or written in 8-bit or 1bit units.

After re	eset: 00H	R/W	Address: F	FFFF447H				
	7	6	5	4	3	2	1	0
PMC3L	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30
	PMC35		Spe	ecification of	operation m	node of P35	pin	
	0	I/O port						
	1	TIP11/TOF	P11 I/O					
	PMC34		Spe	ecification of	operation m	node of P34	pin	
	0	I/O port						
	1	TIP10/TO	P10 I/O					
	PMC33		Spe	ecification of	operation m	node of P33	pin	
	0	I/O port						
	1	TIP01/TO	P01 I/O					
	PMC32		Spe	ecification of	operation m	node of P32	pin	
	0	I/O port						
	1	ASCKA0/	TIP00/TOP00)/TOP01 I/O				
	-							
	PMC31		Spe	ecification of	operation m	node of P31	pin	
	0	I/O port						
	1	RXDA0/IN	TP7 input ^{Note}					
	PMC30		Spe	ecification of	operation m	node of P30	pin	
	0	I/O port						
	1	TXDA0 ou	tout					

Note The INTP7 pin functions alternately as the RXDA0 pin. To use as the RXDA0 pin, invalidate the edge detection function of the alternate-function INTP7 pin (by fixing the INTF3L.INTF31 bit to 0 and the INTR3L.INTR31 bit to 0). To use as the INTP7 pin, stop the reception operation of UARTA0 (by clearing the UA0CTL0.UA0RXE bit to 0).

(d) Port function control register 3L (PFC3L)

This is an 8-bit register that specifies control mode 1, 2, 3, or 4. It can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0
PFC3L	0	0	PFC35	PFC34	PFC33	PFC32	0	0

(e) Port function control expansion register 3L (PFCE3L)

This is an 8-bit register that specifies control mode 1, 2, 3, or 4. It can be read or written in 8-bit or 1-bit units.

After re	set: 00H	R/W	Address: F	FFFF706H				
	7	6	5	4	3	2	1	0
PFCE3L	0	0	0	0	0	PFCE32	0	0
Bemar	k For bo	w to specif	iv a control	mode see	434(2)(f) Setting (of control	mode of
Remar	K ⊢or ho	w to specif	y a control	mode, see	4.3.4 (2) (f) Setting of	of control	mode of

(f) Setting of control mode of P3 pin

PFC35	Specification of control mode of P35 pin
0	TIP11 input
1	TOP11 output


PFC34	Specification of control mode of P34 pin
0	TIP10 input
1	TOP10 output

PFC33	Specification of control mode of P33 pin
0	TIP01 input
1	TOP01 output

PFCE32	PFC32	Specification of control mode of P32 pin
0	0	ASCKA0 input
0	1	TOP01 output
1	0	TIP00 input
1	1	TOP00 output

(g) Pull-up resistor option register 3L (PU3L)


This is an 8-bit register that specifies connection of an on-chip pull-up resistor. It can be read or written in 8-bit or 1-bit units.



(h) External interrupt falling edge specification register 3L (INTF3L)

This is a 16-bit register that specifies detection of the falling edge of the external interrupt pin. It can be read or written in 8-bit or 1-bit units.

- Cautions 1. When the external interrupt function (alternate function) is switched to the port function, an edge may be detected. Set the port mode after clearing the INTF31 and INTR31 bits to 0.
 - 2. An analog-delay-based noise eliminator is connected to the external interrupt input pin.



(i) External interrupt rising edge specification register 3L (INTR3L)

This is an 8-bit register that specifies detection of the rising edge of the external interrupt pin (INTP7 pin). It can be read or written in 8-bit or 1-bit units.

- Cautions 1. When the external interrupt function (alternate function) is switched to the port function, an edge may be detected. Set the port mode after clearing the INTF31 and INTR31 bits to 0.
 - 2. An analog-delay-based noise eliminator is connected to the external interrupt input pin.

R/W	Address: F	FFFFC27H				
6	5	4	3	2	1	0
0	0	0	0	0	INTR31	0
	-					

Table 4-6. Valid Edge Specification (INTP7 Pin)

INTF31 Bit	INTR31 Bit	Valid Edge Specification
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

4.3.5 Port 4

Port 4 is a 3-bit port (P40 to P42) for which I/O settings can be controlled in 1-bit units.

(1) Functions of port 4

- The input/output data of the port can be specified in 1-bit units. Specified by port register 4 (P4)
- The input/output mode of the port can be specified in 1-bit units. Specified by port mode register 4 (PM4)
- Port mode or control mode (alternate function) can be specified in 1-bit units. Specified by port mode control register 4 (PMC4)
- An on-chip pull-up resistor can be connected in 1-bit units. Specified by pull-up resistor option register 4 (PU4)

Port 4 functions alternately as the following pins.

Pin N	Name	Alternate-Function Pin Name	I/O	Remark	Block Type
Port 4	P40	SIB0	I/O	-	E-1
	P41	SOB0			E-2
	P42	SCKB0			E-3

Caution The P40 and P42 pins have hysteresis characteristics in the input mode of the alternate function, but do not have hysteresis characteristics in the port mode.

(2) Registers

(a) Port register 4 (P4)

Port register 4 (P4) is an 8-bit register that controls reading the pin level and writing the output level. This register can be read or written in 8-bit or 1-bit units.

After rese	et: Undefined	R/W	Address: F	FFFF408H					
	7	6	5	4	3	2	1	0	_
P4	0	0	0	0	0	P42	P41	P40	
	P4n		Control	l of output da	ata (in outpu	t mode) (n =	= 0 to 2)		
	0	Output 0.							
	1	Output 1.							
·	out mode: Itput mode:	written to I When port	P4 is writter t 4 (P4) is	n. This doe read, the v	es not affec alue of P4	t the input is read. D	pins.	uring write, e, a value i	
	undefined ode. When I	value (pin	input level)	is read for		after reset			he input:

(b) Port mode register 4 (PM4)

This is an 8-bit register that specifies the input or output mode. It can be read or written in 8-bit or 1-bit units.

After re	eset: FFH	R/W	Address: F	FFFF428H				
	7	6	5	4	3	2	1	0
PM4	1	1	1	1	1	PM42	PM41	PM40
		T						
	PM4n		C	ontrol of input	/output mo	ode (n = 0 to	2)	
	PM4n 0	Output mo		ontrol of input	t/output mo	ode (n = 0 to	2)	

(c) Port mode control register 4 (PMC4)

This is an 8-bit register that specifies the port mode or control mode. It can be read or written in 8-bit or 1bit units.

After re	eset: 00H	R/W	Address: I	FFFFF448H				
	7	6	5	4	3	2	1	0
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40
	PMC42		Sp	pecification of	operation	mode of P42	pin	
	0	I/O port						
	1	SCKB0 I/C)					
	PMC41		Sp	pecification of	operation	mode of P41	pin	
	0	I/O port						
	1	SOB0 outp	out					
	PMC40		Sp	pecification of	operation	mode of P40	pin	
	0	I/O port						
	1	SIB0 input						

(d) Pull-up resistor option register 4 (PU4)

This is an 8-bit register that specifies connection of an on-chip pull-up resistor. It can be read or written in 8-bit or 1-bit units.

After re	set: 00H	R/W	Address: F	FFFFC48H				
	7	6	5	4	3	2	1	0
PU4	0	0	0	0	0	PU42	PU41	PU40
	PU4n		Control of	on-chip pull-	up resistor	connection (n = 0 to 2)	
	PU4n 0	Not conne		on-chip pull-	up resistor	connection (n = 0 to 2)	

4.3.6 Port 5

Port 5 is a 6-bit port (P50 to P55) for which I/O settings can be controlled in 1-bit units.

(1) Functions of port 5

- The input/output data of the port can be specified in 1-bit units. Specified by port register 5 (P5)
- The input/output mode of the port can be specified in 1-bit units. Specified by port mode register 5 (PM5)
- Port mode or control mode (alternate function) can be specified in 1-bit units. Specified by port mode control register 5 (PMC5)
- Control mode can be specified in 1-bit units.
 Specified by port function control register 5 (PFC5) or port function control expansion register 5 (PFCE5)
- An on-chip pull-up resistor can be connected in 1-bit units. Specified by pull-up resistor option register 5 (PU5)

Port 5 functions alternately as the following pins.

Pin N	Name	Alternate-Function Pin Name	I/O	Remark	Block Type
Port 5	P50	KR0/TIQ01/TOQ01	I/O	-	U-4
	P51	KR1/TIQ02/TOQ02			U-4
	P52	KR2/TIQ03/TOQ03/DDI ^{Note}			U-5
	P53	KR3/TIQ00/TOQ00/DDO ^{Note}			U-6
	P54	KR4/DCK ^{Note}			G-2
	P55	KR5/DMS ^{Note}			G-2

Table 4-8. Alternate-Function Pins of Port 5

- **Note** The DDI, DDO, DCK, and DMS pins are for the on-chip debug function. To use the DDI, DDO, DCK, and DMS pins as port pins, not as on-chip debug pins, the following actions must be taken.
 - <1> Clear the OCDM0 bit of the OCDM register (special register) to 0.
 - <2> Fix the P05/INTP2/DRST pin to the low level until the above action has been taken.

When the on-chip debug function is not used, inputting a high level to the $\overline{\text{DRST}}$ pin before the above actions are taken may cause a malfunction (CPU deadlock). Exercise utmost care in handling the P05 pin.

When a high level is not input to the P05/INTP2/DRST pin (when this pin is fixed to low level), it is not necessary to manipulate the OCDM.OCDM0 bit.

Because a pull-down resistor (30 k Ω TYP.) is connected to the buffer of the P05/INTP2/DRST pin, the pin does not have to be fixed to the low level by an external source. The pull-down resistor is disconnected by clearing the OCDM0 bit to 0.

Caution The P50 to P55 pins have hysteresis characteristics in the input mode of the alternate function, but do not have hysteresis characteristics in the port mode.

(2) Registers

(a) Port register 5 (P5)

Port register 5 (P5) is an 8-bit register that controls reading the pin level and writing the output level. This register can be read or written in 8-bit or 1-bit units.

P5	7	6							
P5		0	5	4	3	2	1	0	
	0	0	P55	P54	P53	P52	P51	P50	
	P5n		Contro	l of output da	ata (in outpu	t mode) (n =	= 0 to 5)		
	0	Output 0.							
	1	Output 1.							
Remarks 1. Inpu		•	、 ,	ead, the pir n. This doe				uring write, th	ne data
Out	•	•	· · /	read, the v value is im			During write	e, a value is	written
2. An	undefined	value (pin i	nput level)	is read for	the value	after reset	t when P5	is read in the	e input
moo	de. When F	P5 is read i	n the outpu	it mode, 00	H (output I	atch value) is output.		

(b) Port mode register 5 (PM5)

This is an 8-bit register that specifies the input or output mode. It can be read or written in 8-bit or 1-bit units.

After re	set: FFH	R/W	Address: F	FFFF42AH				
	7	6	5	4	3	2	1	0
PM5	1	1	PM55	PM54	PM53	PM52	PM51	PM50
	PM5n			Control of	f I/O mode (I	n = 0 to 5)		
	PM5n 0	Output mo	ode	Control of	f I/O mode (i	n = 0 to 5)		

٦

(c) Port mode control register 5 (PMC5)


This is an 8-bit register that specifies the port mode or control mode. It can be read or written in 8-bit or 1bit units.

Caution If the control mode is specified by using the PMC5 register when the PFC5.PFC5n and PFCE5.PFCE5n bits are the default values (0), the output becomes undefined. For this reason, first set the PFC5.PFC5n and PFCE5.PFCE5n bits, and then set the PMC5n bit to 1 to set the control mode.

	7	6	5	4	3	2	1	0
PMC5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50
	PMC55	I/O reart	Sp	ecification of	operation m	node of P55	pin	
	0	I/O port KR5 input						
	1							
	PMC54		Sp	ecification of	operation m	node of P54	pin	
	0	I/O port						
	1	KR4 input						
	-							
	PMC53		Spe	ecification of	operation m	node of P53	pin	
	0	I/O port						
	1	KR3/TIQ0	0/TOQ00 I/O					
	-	1						
	PMC52		Sp	ecification of	operation m	node of P52	pin	
	0	I/O port						
	1	KR2/TIQ0	3/TOQ03 I/O					
	PMC51		S 2		operation m	ada of PE1	nin	
	0	I/O port	Sh	ecilication of			pin	
	1		2/TOQ02 I/O					
	1							
	PMC50		Sp	ecification of	operation m	node of P50	pin	
	0	I/O port						
	1		1/TOQ01 I/O					

(d) Port function control register 5 (PFC5)

This is an 8-bit register that specifies control mode 1, 2, 3, or 4. It can be read or written in 8-bit or 1-bit units.



(e) Port function control expansion register 5 (PFCE5)

This is an 8-bit register that specifies control mode 1, 2, 3, or 4. It can be read or written in 8-bit or 1-bit units.

After re	set: 00H	R/W	Address: F	FFFF70AH				
	7	6	5	4	3	2	1	0
PFCE5	0	0	0	0	PFCE53	PFCE52	PFCE51	PFCE50
Remar	k For ho	w to specif	y a control	mode, see	4.3.6 (2) (1	i) Setting	of control	mode of
noma			y a control	11000,000	1.0.0 (1) (1) coung		inoue of

(f) Setting of control mode of P5 pin

Caution If the control mode is specified by using the PMC5 register when the PFC5.PFC5n and PFCE5.PFCE5n bits are the default values (0), the output becomes undefined. For this reason, first set the PFC5.PFC5n and PFCE5.PFCE5n bits, and then set the PMC5n bit to 1 to set the control mode.

PFC55	Specification of control mode of P55 pin
0	Setting prohibited
1	KR5 input

PFC54	Specification of control mode of P54 pin
0	Setting prohibited
1	KR4 input

PFCE53	PFC53	Specification of control mode of P53 pin			
0	0	Setting prohibited			
0	1	TIQ00/KR3 ^{№™} input			
1	0	TOQ00 output			
1	1	Setting prohibited			

PFCE52	PFC52	Specification of control mode of P52 pin			
0	0	Setting prohibited			
0	1	TIQ03/KR2 ^{Note} input			
1	0	TOQ03 output			
1	1	Setting prohibited			

PFCE51	PFC51	Specification of control mode of P51 pin
0	0	Setting prohibited
0	1	TIQ02/KR1 ^{№™} input
1	0	TOQ02 output
1	1	Setting prohibited

PFCE50	PFC50	Specification of control mode of P50 pin			
0	0 Setting prohibited				
0	1	TIQ01/KR0 ^{№0®} input			
1	0	TOQ01 output			
1	1	Setting prohibited			

Note The KRn pin functions alternately as the TIQ0m pin. To use this pin as the TIQ0m pin, invalidate the key return detection function of the alternate-function KRn pin (by clearing the KRM.KRMn bit to 0). To use this pin as the KRn pin, invalidate the edge detection function of the alternate-function TIQ0m pin (n = 0 to 3, m = 0 to 3).

Pin Name	Use as TIQ0m Pin	Use as KRn Pin
KR0/TIQ01	KRM.KRM0 bit = 0	TQ0IOC1.TQ0TIG2, TQ0IOC1.TQ0TIG3 bits = 0
KR1/TIQ02	KRM.KRM1 bit = 0	TQ0IOC1.TQ0TIG4, TQ0IOC1.TQ0TIG5 bits = 0
KR2/TIQ03	KRM.KRM2 bit = 0	TQ0IOC1.TQ0TIG6, TQ0IOC1.TQ0TIG7 bits = 0
KR3/TIQ00	KRM.KRM3 bit = 0	TQ0IOC1.TQ0TIG0, TQ0IOC1.TQ0TIG1 bits = 0 TQ0IOC2.TQ0EES0, TQ0IOC2.TQ0EES1 bits = 0 TQ0IOC2.TQ0ETS0, TQ0IOC2.TQ0ETS1 bits = 0

(g) Pull-up resistor option register 5 (PU5)

This is an 8-bit register that specifies connection of an on-chip pull-up resistor. It can be read or written in 8-bit or 1-bit units.

After re	eset: 00H	R/W	Address: F	FFFFC4AH				
	7	6	5	4	3	2	1	0
PU5	0	0	PU55	PU54	PU53	PU52	PU51	PU50
	PU5n		Control of	on-chip pull-	-up resistor	connection (n = 0 to 5)	
	PU5n 0	Not conne		on-chip pull	-up resistor	connection (n = 0 to 5)	

4.3.7 Port 7

Port 7 is a 16-bit port (P70 to P79) for which I/O settings can be controlled in 1-bit units.

(1) Functions of port 7

- The input/output data of the port can be specified in 1-bit units. Specified by port registers 7H, 7L (P7H, P7L)
- The input/output mode of the port can be specified in 1-bit units. Specified by port mode registers 7H, 7L (PM7H, PM7L)

Port 7 functions alternately as the following pins.

Pin	Name	Alternate-Function Pin Name	I/O	Remark	Block Type
Port 7	P70	ANIO	I/O	-	A-1
	P71	ANI1			A-1
	P72	ANI2			A-1
	P73	ANI3			A-1
	P74	ANI4			A-1
	P75	ANI5			A-1
	P76	ANI6			A-1
	P77	ANI7			A-1
	P78	ANI8			A-1
	P79	ANI9			A-1

Table 4-9. Alternate-Function Pins of Port 7

(2) Registers

(a) Port register 7H, port register 7L (P7H, P7L)

Port registers 7H and 7L (P7H and P7L) are 8-bit registers that control reading the pin level and writing the output level. These registers can be read or written in 8-bit or 1-bit units.

They cannot be accessed in 16-bit units.

	7	6	5	4	3	2	1	0
	/	0	5	4	3	2		0
P7H	0	0	0	0	0	0	P79	P78
	7	6	5	4	3	2	1	0
P7L	P77	P76	P75	P74	P73	P72	P71	P70
	P7n		Contro	l of output d	ata (in outpu	it mode) (n =	= 0 to 9)	
	0	Output 0.						
Cautio	n Dono	Output 1.	P7H and P	7L registe	ers during	A/D conve	ersion.	
Cautio Remar	n Do no		When po	rts 7H and	7L (P7H,	P7L) are r	ead, the pi	
	n Do no	t read the	When po are read.	rts 7H and	7L (P7H, ite, the dat	P7L) are r	ead, the pi	
	n Dono rks1. Inp	t read the	When po are read. does not When po P7L are r	rts 7H and During wr affect the i rts 7H and read. Durir	TL (P7H, ite, the dat nput pins. TL (P7H, ng write, va	P7L) are n a written to P7L) are llues are w	ead, the pi P7H and read, the	P7L is w values c
	n Dono ks1. Inp Ou	t read the	When po are read. does not When po P7L are r	rts 7H and During wr affect the i rts 7H and ead. Durir dues are in	I 7L (P7H, rite, the dat nput pins. d 7L (P7H, ng write, va nmediately	P7L) are r a written to P7L) are lues are w output.	ead, the pi p P7H and read, the rritten to P7	P7L is w values c 7H and F

(b) Port mode registers 7H, 7L (PM7H, PM7L)

These are 8-bit registers that specify an input or output mode. They can be read or written in 8-bit or 1-bit units.

These registers cannot be accessed in 16-bit units.

	7	6	5	4	3	2	1	0
PM7H	1	1	1	1	1	1	PM79	PM78
	7	6	5	4	3	2	1	0
PM7L	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70
	PM7n 0	Output mo	de	Control o	f I/O mode (r	n = 0 to 9)		
	1	Input mode	9					

4.3.8 Port 9

Port 9 is a 9-bit port (P90, P91, P96 to P99, P913 to P915) for which I/O settings can be controlled in 1-bit units.

(1) Functions of port 9

- The input/output data of the port can be specified in 1-bit units. Specified by port register 9 (P9)
- The input/output mode of the port can be specified in 1-bit units. Specified by port mode register 9 (PM9)
- Port mode or control mode (alternate function) can be specified in 1-bit units. Specified by port mode control register 9 (PMC9)
- Control mode can be specified in 1-bit units.
 Specified by port function control register 9 (PFC9) and port function control expansion register 9 (PFCE9)
- An on-chip pull-up resistor can be connected in 1-bit units. Specified by pull-up resistor option register 9 (PU9)
- The valid edge of the external interrupt (alternate function) can be specified in 1-bit units. Specified by external interrupt falling edge specification register 9H (INTF9H) and external interrupt rising edge specification register 9H (INTR9H)

Port 9 functions alternately as the following pins.

Pin I	Name	Alternate-Function Pin Name	I/O	Remark	Block Type
Port 9	P90	KR6/TXDA1	I/O	-	U-12
	P91	KR7/RXDA1			U-7
	P96	TIP21/TOP21			U-9
	P97	SIB1/TIP20/TOP20			U-8
	P98	SOB1			G-3
	P99	SCKB1			G-5
	P913	INTP4/PCL			W-1
	P914	INTP5			N-2
	P915	INTP6			N-2

 Table 4-10. Alternate-Function Pins of Port 9

Caution The P90, P91, P96, P97, P99, and P913 to P915 pins have hysteresis characteristics in the input mode of the alternate function, but do not have hysteresis characteristics in the port mode.

(2) Registers

(a) Port register 9 (P9)


Port register 9 (P9) is a 16-bit register that controls reading the pin level and writing the output level. This register can be read or written in 16-bit units.

If the higher 8 bits of the P9 register are used as the P9H register, and the lower 8 bits as the P9L register, however, these registers can be read or written in 8-bit or 1-bit units.

After reset	: Undefined	R/W	Address: F	FFFF412H,	FFFFF413F	ł			
	15	14	13	12	11	10	9	8	
P9 (P9H ^{Note})	P915	P914	P913	0	0	0	P99	P98	
	7	6	5	4	3	2	1	0	
(P9L)	P97	P96	0	0	0	0	P91	P90	
	P9n	C	ontrol of outp	out data (in d	output mode) (n = 0, 1, 6	5 to 9, 13 to	15)	
	0	Output 0.							
	1	Output 1.							
		write bits ne P9H reg		he P9 regi	ster in 8-bi	t or 1-bit u	nits, specif	y these bits	as bit
Remar	r ks 1. Inp	ut mode:	-			-		e are read. not affect th	
	Ou	tput mode:	When po	. ,				d. During liately outpu	
	2. An	undefined	value (pin	input level)	is read for	r the value	after reset	when P9 is	read
	the	input mod	le. When	P9 is read	in the out	put mode,	0000H (ou	utput latch v	alue)
	out	put.							

(b) Port mode register 9 (PM9)

This is a 16-bit register that specifies the input or output mode. It can be read or written in 16-bit units. If the higher 8 bits of the PM9 register are used as the PM9H register, and the lower 8 bits as the PM9L register, however, these registers can be read or written in 8-bit or 1-bit units.



(c) Port mode control register 9 (PMC9)

This is a 16-bit register that specifies the port mode or control mode. It can be read or written in 16-bit units.

If the higher 8 bits of the PMC9 register are used as the PMC9H register, and the lower 8 bits as the PMC9L register, however, these registers can be read or written in 8-bit or 1-bit units.

Caution If the control mode is specified by using the PMC9 register when the PFC9.PFC9n bit and the PFCE9.PFCE9n bit are the default values (0), the output becomes undefined. For this reason, first set the PFC9.PFC9n bit and the PFCE9.PFCE9n bit to 1, and then set the PMC9n bit to 1 to set the control mode.

	et: 0000H	R/W			FFFFF453H		-	-	
	15	14	13	12	11	10	9	8	
MC9 (PMC9H ^{Note})	PMC915	PMC914	PMC913	0	0	0	PMC99	PMC98	
	7	6	5	4	3	2	1	0	
(PMC9L)	PMC97	PMC96	0	0	0	0	PMC91	PMC90	
	PMC915		Spec	cification of	operation mo	de of P91	5 pin		
	0	I/O port							
	1	INTP6 inpu	ıt						
	PMC914		Spec	cification of	operation mo	de of P91	4 pin		
	0	I/O port					•		
	1	INTP5 inpu	ıt						
	PMC913		Spec	cification of	operation mo	de of P91	3 pin		
	0	I/O port							
	1	INTP4/PCI	_ I/O						

(2/2)

1	PMC99	Specification of operation mode of P99 pin
	0	I/O port
	1	SCKB1 I/O

PMC98	Specification of operation mode of P98 pin
0	I/O port
1	SOB1 output

PMC97	Specification of operation mode of P97 pin
0	I/O port
1	SIB1/TIP20/TOP20 I/O

PMC96	Specification of operation mode of P96 pin
0	I/O port
1	TIP21/TOP21 I/O

PMC91	Specification of operation mode of P91 pin
0	I/O port
1	KR7/RXDA1 input

PMC90	Specification of operation mode of P90 pin
0	I/O port
1	KR6/TXDA1 I/O

(d) Port function control register 9 (PFC9)

This is a 16-bit register that specifies control mode 1, 2, 3, or 4. It can be read or written in 16-bit units. If the higher 8 bits of the PFC9 register are used as the PFC9H register, and the lower 8 bits as the PFC9L register, however, these registers can be read or written in 8-bit or 1-bit units.

Alter res	et: 0000H	R/W		,	FFFFF473H		0	0
	15	14	13	12	11	10	9	8
9 (PFC9H ^{Note})	PFC915	PFC914	PFC913	0	0	0	PFC99	PFC98
	7	6	5	4	3	2	1	0
(PFC9L)	PFC97	PFC96	0	0	0	0	PFC91	PFC90

(e) Port function control expansion register 9 (PFCE9)

This is a 16-bit register that specifies control mode 1, 2, 3, or 4. It can be read or written in 16-bit units. If the higher 8 bits of the PFC9 register are used as the PFC9H register, and the lower 8 bits as the PFC9L register, however, these registers can be read or written in 8-bit or 1-bit units.

After reset: 0000H R/W		R/W	Address: F	FFFF712H.	FFFFF713H	I			
	15	14	13	12	11	10	9	8	
PFCE9 (PFCE9H ^{Note})	0	0	PFCE913	0	0	0	0	0	
	7	6	5	4	3	2	1	0	
(PFCE9L)	PFCE97	PFCE96	0	0	0	0	PFCE91	PFCE90	
(PFCE9L)PFCE97PFCE960000PFCE91PFCE90NoteTo read or write bits 8 to 15 of the PFCE9 register in 8-bit or 1-bit units, specify these 0 to 7 of the PFCE9H register.RemarkFor how to specify a control mode, see 4.3.8 (2) (f)Setting of control mode of P									

- (f) Setting of control mode of P9 pin
 - Caution If the control mode is specified by using the PMC9 register when the PFC9.PFC9n and PFCE9.PFCE9n bits are the default values (0), the output becomes undefined. For this reason, first set the PFC9.PFC9n and PFCE9.PFCE9n bits, and then set the PMC9n bit to 1 to set the control mode.

PFC915	Specification of control mode of P915 pin
0	Setting prohibited
1	INTP6 input

PFC914	Specification of control mode of P914 pin
0	Setting prohibited
1	INTP5 input

PFCE913	PFC913	Specification of control mode of P913 pin
0	0	Setting prohibited
0	1	INTP4 input
1	0	PCL output
1	1	Setting prohibited

PFC99	Specification of control mode of P99 pin
0	Setting prohibited
1	SCKB1 I/O

PFC98	Specification of control mode of P98 pin
0	Setting prohibited
1	SOB1 output

PFCE97	PFC97	Specification of control mode of P97 pin
0	0	Setting prohibited
0	1	SIB1 input
1	0	TIP20 input
1	1	TOP20 output

PFCE96	PFC96	Specification of control mode of P96 pin
0	0	Setting prohibited
0	1	Setting prohibited
1	0	TIP21 input
1	1	TOP21 output

PFCE91	PFC91	Specification of control mode of P91 pin
0	0	Setting prohibited
0	1	KR7 input
1	0	KR7/RXDA1 input ^{Note}
1	1	Setting prohibited

PFCE90	PFC90	Specification of control mode of P90 pin
0	0	Setting prohibited
0	1	KR6 input
1	0	TXDA1 output
1	1	Setting prohibited


Note The KR7 pin and RXDA1 pin are alternate-function pins.

When using the pin as the RXDA1 pin, disable KR7 pin key return detection. (Clear the KRM7 bit of the KRM register to 0.) Also, when using the pin as the KR7 pin, it is recommended to set the PFC91 bit to 1 and clear the PFCE91 bit to 0.

(g) Pull-up resistor option register 9 (PU9)

This is a 16-bit register that specifies connection of an on-chip pull-up resistor. It can be read or written in 16-bit units.


If the higher 8 bits of the PU9 register are used as the PU9H register, and the lower 8 bits as the PU9L register, however, these registers can be read or written in 8-bit or 1-bit units.



(h) External interrupt falling edge specification register 9H (INTF9H)

This is an 8-bit register that specifies detection of the falling edge of the external interrupt pin. It can be read or written in 8-bit or 1-bit units.

- Cautions 1. When the external interrupt function (alternate function) is switched to the port function, an edge may be detected. Set the port mode after clearing the INTF9n and INTR9n bits to 0.
 - 2. An analog-delay-based noise eliminator is connected to the external interrupt input pin.



(i) External interrupt rising edge specification register 9H (INTR9H)

This is an 8-bit register that specifies detection of the rising edge of the external interrupt pin. It can be read or written in 8-bit or 1-bit units.

- Cautions 1. When the external interrupt function (alternate function) is switched to the port function, an edge may be detected. Set the port mode after clearing the INTF9n and INTR9n bits to 0.
 - 2. An analog-delay-based noise eliminator is connected to the external interrupt input pin.

After reset: 00H R/W			Address: F					
	7	6	5	4	3	2	1	0
INTR9H	INTR915	INTR914	INTR913	0	0	0	0	0
Remar	k See Ta	ble 4-11 fc	or how to sp	ecify a val	id edge.			

Table 4-11. Valid Edge Specification

INTF9n Bit	INTR9n Bit	Valid Edge Specification (n = 13 to 15)
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

Remark n = 13: Control of INTP4 pin

n = 14: Control of INTP5 pin

n = 15: Control of INTP6 pin

4.3.9 Port CM

Port CM is a 2-bit port (PCM0, PCM1) for which I/O settings can be controlled in 1-bit units.

(1) Functions of port CM

- The input/output data of the port can be specified in 1-bit units. Specified by port register CM (PCM)
- The input/output mode of the port can be specified in 1-bit units. Specified by port mode register CM (PMCM)
- Port mode or control mode (alternate function) can be specified in 1-bit units. Specified by port mode control register CM (PMCCM)

Port CM functions alternately as the following pins.

Pin N	Name	Alternate-Function Pin Name	I/O	Remark	Block Type
Port CM	PCM0	-	I/O	-	B-1
	PCM1	CLKOUT			D-2

Table 4-12. Alternate-Function Pins of Port CM

(2) Registers

(a) Port register CM (PCM)

Port register CM (PCM) is an 8-bit register that controls reading the pin level and writing the output level. This register can be read or written in 8-bit or 1-bit units.

After reset	t: Undefined	R/W	Address: F	FFFF00CH				
	7	6	5	4	3	2	1	0
PCM	0	0	0	0	0	0	PCM1	PCM0
	r	Γ						
	PCMn		Contro	ol of output da	ata (in outp	ut mode) (r	n = 0, 1)	
	0	Output 0.						
	1	Output 1.						
Rema		out mode: tput mode:	During w the input	•	a written	to PCM is		his does

(b) Port mode register CM (PMCM)

This is an 8-bit register that specifies the input or output mode. It can be read or written in 8-bit or 1-bit units.

After reset: FFH		R/W	Address: F	FFFF02CH				
	7	6	5	4	3	2	1	0
PMCM	1	1	1	1	1	1	PMCM1	РМСМО
	PMCMn			Control of	I/O mode	(n = 0, 1)		
	PMCMn 0	Output mo	de	Control of	I/O mode	(n = 0, 1)		

(c) Port mode control register CM (PMCCM)

This is an 8-bit register that specifies the port mode or control mode. It can be read or written in 8-bit or 1bit units.

After reset: 00H		R/W	Address: F	FFFF04CH					
	7	6	5	4	3	2	1	0	
РМССМ	0	0	0	0	0	0	PMCCM1	0	
	PMCCM1		Spe	cification of o	peration mo	ode of PC	V1 pin		
	0	I/O port							
	Ŭ			KOUT output					

4.3.10 Port DL

Port DL is an 8-bit port (PDL0 to PDL7) for which I/O settings can be controlled in 1-bit units.

(1) Function of port DL

- The input/output data of the port can be specified in 1-bit units. Specified by port register DL (PDL)
- The input/output mode of the port can be specified in 1-bit units. Specified by port mode register DL (PMDL)

Port DL functions alternately as the following pins.

Pin I	Name	Alternate-Function Pin Name	I/O	Remark	Block Type
Port DL	PDL0		I/O	-	B-1
	PDL1				B-1
	PDL2				B-1
	PDL3				B-1
	PDL4				B-1
	PDL5	FLMD1 ^{Note}			B-1
	PDL6				B-1
	PDL7				B-1

Table 4-13.	Alternate-Function	Pins of Port DL

Note Because the FLMD1 pin is used in the flash programming mode, it does not have to be manipulated by using a port control register. For details, see **CHAPTER 22 FLASH MEMORY**.

(2) Registers

(a) Port register DLL (PDLL)

Port register DLL (PDLL) is an 8-bit register that controls reading the pin level and writing the output level. This register can be read or written in 8-bit or 1 bit units.

After reset	: Undefined	d R/W	Address: F	FFFF005H				
	7	6	5	4	3	2	1	0
PDLL	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0
	PDLn		Contro	l of output da	ata (in outpu	t mode) (n =	: 0 to 7)	
0 Output 0.								
	1	Output 1.						
Remar		put mode: utput mode:	During withe input When por	rt DLL (PDL is written to	ta written t	to PDLL is the value d the writte	written. T of PDLL is n value is i	^r his does r read. Duri

(b) Port mode register DLL (PMDLL)

This is an 8-bit register that specifies the input or output mode. It can be read or written in 8-bit or 1-bit units.

After re	set: FFH	R/W	Address: F	FFFF025H				
	7	6	5	4	3	2	1	0
PMDLL	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0
	PMDLn		Control of I/O mode (n = 0 to 7)					
	0	Output mode						
			de					

4.3.11 Port pins that function alternately as on-chip debug function

The pins shown in Table 4-14 function alternately as on-chip debug pins. After an external reset, these pins are initialized as on-chip debug pins (DRST, DDI, DDO, DCK, and DMS).

Pin Name	Alternate Function Pin							
P05	INTP2/DRST							
P52	KR2/TIQ03/TOQ03/DDI							
P53	KR3/TIQ00/TOQ00/DDO							
P54	KR4/DCK							
P55	KR5/DMS							

Table 4-14. On-Chip Debug Pins

To use these pins as port pins, not as on-chip debug pins, the following actions must be taken after an external reset.

- <1> Clear the OCDM0 bit of the OCDM register (special register) to 0.
- <2> Fix the P05/INTP2/DRST pin to the low level until the above action has been taken.

When the on-chip debug function is not used, inputting a high level to the DRST pin before the above actions are taken may cause a malfunction (CPU deadlock). Exercise utmost care in handling the P05 pin.

When a high level is not input to the P05/INTP2/DRST pin (when this pin is fixed to low level), it is not necessary to manipulate the OCDM.OCDM0 bit.

Because a pull-down resistor (30 k Ω TYP.) is connected to the buffer of the P05/INTP2/DRST pin, the pin does not have to be fixed to the low level by an external source. The pull-down resistor is disconnected by clearing the OCDM0 bit to 0.

For details, see CHAPTER 24 ON-CHIP DEBUG FUNCTION.

Pin	Alternate-Function Pin		PMn Register	PMCn Register	PFCm Register	PFCEm Register	Other Bits (Register)				
Name	Name Name I/										
P00	TIP31	Input	Setting not required	PMC00 = 1	PFC00 = 0	-					
	TOP31	Output	Setting not required	PMC00 = 1	PFC00 = 1	—					
P01	TIP30	Input	Setting not required	PMC01 = 1	PFC01 = 0	-					
	TOP30	Output	Setting not required	PMC01 = 1	PFC01 = 1	-					
P02	NMI	Input	Setting not required	PMC02 = 1	_	—					
P03	INTP0	Input	Setting not required	PMC03 = 1	PFC03 = 0	_	INTx03 (INTx0)				
	ADTRG	Output	Setting not required	PMC03 = 1	PFC03 = 1	_					
P04	INTP1	Input	Setting not required	PMC04 = 1	_	—	INTx04 (INTx0)				
P05 ^{Note}	INTP2	Input	Setting not required	PMC05 = 1	_	_	INTx05 (INTx0)				
	DRST	Input	Setting not required	Setting not required	-	_	OCDM0 (OCDM) = 1				
P06	INTP3	Input	Setting not required	PMC06 = 1	-	_	INTx06 (INTx0)				

4.3.12 Register settings to use port pins as alternate-function pins

Note After an external reset, the P05/INTP2/DRST pin is initialized as an on-chip debug pin (DRST). To not use the P05/INTP2/DRST pin as an on-chip debug pin, see **CHAPTER 24 ON-CHIP DEBUG FUNCTION**.

Remarks 1. The port register (Pn) does not have to be set when the alternate function is used.

2. INTxn = INTFn, INTRn

Pin	Alternate-Fun	ction Pin	PMn Register	PMCn Register	PFCm Register	PFCEm Register	Other Bits (Register)
Name	Name	I/O					
P30	TXDA0	Output	Setting not required	PMC30 = 1	-	-	
P31	RXDA0	Input	Setting not required	PMC31 = 1	_	-	Note
	INTP7	Input	Setting not required	PMC31 = 1	-	-	Note, INTx31 (INTx3)
P32	ASCKA0	Input	Setting not required	PMC32 = 1	PFC32 = 0	PFCE32 = 0	
	TOP01	Output	Setting not required	PMC32 = 1	PFC32 = 1	PFCE32 = 0	
	TIP00	Input	Setting not required	PMC32 = 1	PFC32 = 0	PFCE32 = 1	
	TOP00	Output	Setting not required	PMC32 = 1	PFC32 = 1	PFCE32 = 1	
P33	TIP01	Input	Setting not required	PMC33 = 1	PFC33 = 0	-	
	TOP01	Output	Setting not required	PMC33 = 1	PFC33 = 1	-	
P34	TIP10	Input	Setting not required	PMC34 = 1	PFC34 = 0	-	
	TOP10	Output	Setting not required	PMC34 = 1	PFC34 = 1	-	
P35	TIP11	Input	Setting not required	PMC35 = 1	PFC35 = 0	-	
	TOP11	Output	Setting not required	PMC35 = 1	PFC35 = 1	-	
P40	SIB0	Input	Setting not required	PMC40 = 1	-	_	
P41	SOB0	Output	Setting not required	PMC41 = 1	_	_	
P42	SCKB0	I/O	Setting not required	PMC42 = 1	-	-	

Table 4-15	Using Port Pin as	Alternate-Function Pin	(2/5)
Table 4-13.	USING FULLEIL as	Alternate-I unction Fin	(2/3)

- **Note** The INTP7 pin functions alternately as the RXDA0 pin. To use this pin as the RXDA0 pin, invalidate the edge detection function of the alternate-function INTP7 pin (by clearing the INTF3.INTF31 bit to 0 and the INTR3.INTR31 bit to 0). To use this pin as the INTP7 pin, stop the reception operation of UARTA0 (by clearing the UA0CTL0.UA0RXE bit to 0).
- Remarks 1. The port register (Pn) does not have to be set when the alternate function is used.2. INTxn = INTFn, INTRn

Pin	Alternate-Function Pin		PMn Register	PMCn Register	PFCm Register	PFCEm Register	Other Bits (Register)
Name	Name	I/O					
P50	KR0	Input	Setting not required	PMC50 = 1	PFC50 = 1	PFCE50 = 0	Note 1
	TIQ01	Input	Setting not required	PMC50 = 1	PFC50 = 1	PFCE50 = 0	Note 1
	TOQ01	Output	Setting not required	PMC50 = 1	PFC50 = 0	PFCE50 = 1	
P51	KR1	Input	Setting not required	PMC51 = 1	PFC51 = 1	PFCE54 = 0	Note 1
	TIQ02	Input	Setting not required	PMC51 = 1	PFC51 = 1	PFCE51 = 0	Note 1
	TOQ02	Output	Setting not required	PMC51 = 1	PFC51 = 0	PFCE51 = 1	
P52	KR2	Input	Setting not required	PMC52 = 1	PFC52 = 1	PFCE52 = 0	Note 1
	TIQ03	Input	Setting not required	PMC52 = 1	PFC52 = 1	PFCE52 = 0	Note 1
	TOQ03	Output	Setting not required	PMC52 = 1	PFC52 = 0	PFCE52 = 1	
	DDI ^{Note 2}	Input	Setting not required	Setting not required	Setting not required	Setting not required	OCDM0 (OCDM) = 1
P53	KR3	Input	Setting not required	PMC53 = 1	PFC53 = 1	PFCE53 = 0	Note 1
	TIQ00	Input	Setting not required	PMC53 = 1	PFC53 = 1	PFCE53 = 0	Note 1
	TOQ00	Output	Setting not required	PMC53 = 1	PFC53 = 0	PFCE53 = 1	
	DDO ^{Note 2}	Output	Setting not required	Setting not required	Setting not required	Setting not required	OCDM0 (OCDM) = 1
P54	KR4	Input	Setting not required	PMC54 = 1	PFC54 = 1	_	
	DCK ^{Note 2}	Output	Setting not required	Setting not required	Setting not required	-	OCDM0 (OCDM) = 1
P55	KR5	Input	Setting not required	PMC55 = 1	PFC55 = 1	-	
	DMS ^{Note 2}	Output	Setting not required	Setting not required	Setting not required	-	OCDM0 (OCDM) = 1

Table 4-15. Using Port Pin as Alternate-Function Pin (3/5)

Notes 1. The KRn pin functions alternately as the TIQ0m pin. To use this pin as the TIQ0m pin, invalidate the key return detection function of the alternate-function KRn pin (by clearing the KRM.KRMn bit to 0). To use this pin as the KRn pin, invalidate the edge detection function of the alternate-function TIQ0m pin (n = 0 to 3, m = 0 to 3).

Pin Name	When Used as TIQ0m Pin	When Used as KRn Pin
KR0/TIQ01	KRM.KRM0 bit = 0	TQ0IOC1.TQ0TIG2, TQ0IOC1.TQ0TIG3 bits = 0
KR1/TIQ02	KRM.KRM1 bit = 0	TQ0IOC1.TQ0TIG4, TQ0IOC1.TQ0TIG5 bits = 0
KR2/TIQ03	KRM.KRM2 bit = 0	TQ0IOC1.TQ0TIG6, TQ0IOC1.TQ0TIG7 bits = 0
KR3/TIQ00	KRM.KRM3 bit = 0	TQ0IOC1.TQ0TIG0, TQ0IOC1.TQ0TIG1 bits = 0 TQ0IOC2.TQ0EES0, TQ0IOC2.TQ0EES1 bits = 0 TQ0IOC2.TQ0ETS0, TQ0IOC2.TQ0ETS1 bits = 0

2. The DDI, DDO, DCK, and DMS pins are on-chip debug pins. To not use these pins as on-chip debug pins after an external reset, see CHAPTER 24 ON-CHIP DEBUG FUNCTION.

Caution If the control mode is specified by using the PMC5 register when the PFC5.PFC5n bit and the PFCE5.PFCE5n bit are the default values (0), the output becomes undefined. For this reason, first set the PFC5.PFC5n bit and the PFCE5.PFCE5n bit, and then set the PMC5n bit to 1 to set the control mode.

- **Remarks 1.** The port register (Pn) does not have to be set when the alternate function is used.
 - **2.** INTxn = INTFn, INTRn

Pin Name	Alternate-Function Pin		PMn Register	PMCn Register	PFCm Register	PFCEm Register	Other Bits (Register)
	Name	I/O					
P70	ANI0	Input	PM70 = 1 ^{Note}	-	-	-	
P71	ANI1	Input	$PM71 = 1^{Note}$	-	-	_	
P72	ANI2	Input	$PM72 = 1^{Note}$	l	I	_	
P73	ANI3	Input	$PM73 = 1^{Note}$	-	I	-	
P74	ANI4	Input	$PM74 = 1^{Note}$	-	_	_	
P75	ANI5	Input	$PM75 = 1^{Note}$	-	-	-	
P76	ANI6	Input	$PM76 = 1^{Note}$	-	I	-	
P77	ANI7	Input	$PM77 = 1^{Note}$	-	_	_	
P78	ANI8	Input	PM78 = 1 ^{Note}	_	_		
P79	ANI9	Input	$PM79 = 1^{Note}$	_	-	-	

Table 4-15. Using Port Pin as Alternate-Function Pin (4/5)

Note Set PM7n to 1 to use the alternate function of P7n (ANIn).

2. INTxn = INTFn, INTRn

 $[\]label{eq:Remarks} \textbf{1.} \ \ \ \textbf{The port register (Pn) does not have to be set when the alternate function is used.}$

Pin	Alternate-Function Pin		PMn Register	PMCn Register	PFCm Register	PFCEm Register	Other Bits (Register)
Name	Name	I/O					
P90	KR6	Input	Setting not required	PMC90 = 1	PFC90 = 1	PFCE90 = 0	
	TXDA1	Output	Setting not required	PMC90 = 1	PFC90 = 0	PFCE90 = 1	
P91	KR7 ^{Note 1}	Input	Setting not required	PMC91 = 1	PFC91 = 1	PFCE91 = 0	
					PFC91 = 0	PFCE91 = 1	
	RXDA1 ^{Note 1}	Input	Setting not required	PMC91 = 1	PFC91 = 0	PFCE91 = 1	
P96	TIP21	Input	Setting not required	PMC96 = 1	PFC96 = 0	PFCE96 = 1	
	TOP21	Output	Setting not required	PMC96 = 1	PFC96 = 1	PFCE96 = 1	
P97	SIB1	Input	Setting not required	PMC97 = 1	PFC97 = 1	PFCE97 = 0	
	TIP20	Input	Setting not required	PMC97 = 1	PFC97 = 0	PFCE97 = 1	
	TOP20	Output	Setting not required	PMC97 = 1	PFC97 = 1	PFCE97 = 1	
P98	SOB1	Output	Setting not required	PMC98 = 1	PFC98 = 1	-	
P99	SCKB1	I/O	Setting not required	PMC99 = 1	PFC99 = 1	-	
P913	INTP4	Input	Setting not required	PMC913 = 1	PFC913 = 1	PFCE913 = 0	INTx913 (INTx9H)
	PCL	Output	Setting not required	PMC913 = 1	PFC913 = 0	PFCE913 = 1	
P914	INTP5	Input	Setting not required	PMC914 = 1	PFC914 = 1	-	INTx914 (INTx9H)
P915	INTP6	Input	Setting not required	PMC915 = 1	PFC915 = 1	-	INTx915 (INTx9H)
PCM1	CLKOUT	Output	Setting not required	PMCCM1 = 1	_	_	
PDL5	FLMD1	Input	Setting not required	Setting not required	_	_	Note 2

Table 4-15.	Using Port	Pin as	Alternate	Function	Pin	(5/5)
	obling i ort	1 111 43	Alternate	i unouon		(0/0/

Notes 1. The KR7 pin and RXDA1 pin are alternate-function pins.

When using the pin as the RXDA1 pin, disable KR7 pin key return detection. (Clear the KRM.KRM7 bit to 0.) Also, when using the pin as the KR7 pin, it is recommended to set the PFC91 bit to 1 and clear the PFCE91 bit to 0.

- 2. The FLMD1 pin does not have to be manipulated by using a port control register because it is used in the flash programming mode. For details, see CHAPTER 22 FLASH MEMORY.
- Caution If the control mode is specified by using the PMC9 register when the PFC9.PFC9n bit and the PFCE9.PFCE9n bit are the default values (0), the output becomes undefined. For this reason, first set the PFC9.PFC9n bit and the PFCE9.PFCE9n bit, and then set the PMC9n bit to 1 to set the control mode.
- Remarks 1. The port register (Pn) does not have to be set when the alternate function is used.2. INTxn = INTFn, INTRn

4.4 Block Diagrams of Port





Figure 4-2. Block Diagram of Type A-1








Figure 4-4. Block Diagram of Type D-2




Figure 4-5. Block Diagram of Type E-1




Figure 4-6. Block Diagram of Type E-2




Figure 4-7. Block Diagram of Type E-3




Figure 4-8. Block Diagram of Type G-1




Figure 4-9. Block Diagram of Type G-2





Figure 4-10. Block Diagram of Type G-3








Figure 4-12. Block Diagram of Type L-1





Figure 4-13. Block Diagram of Type L-2









Figure 4-15. Block Diagram of Type N-2








Figure 4-17. Block Diagram of Type U-5




Figure 4-18. Block Diagram of Type U-6




Figure 4-19. Block Diagram of Type U-7




Figure 4-20. Block Diagram of Type U-8





Figure 4-21. Block Diagram of Type U-9








Figure 4-23. Block Diagram of Type U-13




Figure 4-24. Block Diagram of Type W-1




Figure 4-25. Block Diagram of Type AA-1

4.5 Cautions

4.5.1 Cautions on setting port pins

- (1) In the V850ES/HE2, the general-purpose port function and several peripheral function I/O pin share a pin. To switch between the general-purpose port (port mode) and the peripheral function I/O pin (alternate-function mode), set by the PMCn register. In regards to this register setting sequence, note with caution the following.
 - (a) Cautions on switching from port mode to alternate-function mode
 To switch from the port mode to alternate-function mode in the following order.

<1> Set the PFn register ^{Note} :	N-ch open-drain setting
<2> Set the PFCn and PFCEn registers:	Alternate-function selection
<3> Set the corresponding bit of the PMCn register to 1:	Switch to alternate-function mode

If the PMCn register is set first, note with caution that, at that moment or depending on the change of the pin states in accordance with the setting of the PFn, PFCn, and PFCEn registers, unexpected operations may occur.

Note N-ch open-drain output pin only

- Caution Regardless of the port mode/alternate-function mode, the Pn register is read and written as follows.
 - Pn register read: Read the port output latch value (when PMn.PMnm bit = 0), or read the pin states (PMn.PMnm bit = 1).
 - Pn register write: Write to the port output latch

CHAPTER 5 CLOCK GENERATION FUNCTION

5.1 Overview


The following clock generation functions are available.

- Main clock oscillator
 - In clock-through mode
 - fx = 4 to 5 MHz (fxx = 4 to 5 MHz)
 - In PLL mode
 - fx = 4 to 5 MHz (fxx = 16 to 20 MHz)
- O Subclock oscillator (crystal oscillation or RC oscillation selectable by option byte function)
 - 32.768 kHz (crystal resonator)
 - 20 kHz (RC oscillator)
- Multiply (×4) function by PLL (Phase Locked Loop)
 - Clock-through mode/PLL mode selectable
- Internal oscillator
 - f_R = 200 kHz (TYP.)
- Internal system clock generation
 - 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
- \bigcirc Peripheral clock generation
- \bigcirc Clock output function
- Programmable clock (PCL) output function
 - **Remark** fx: Main clock oscillation frequency
 - fxx: Main clock frequency
 - fR: Internal oscillation clock frequency
 - fxT: Subclock frequency

5.2 Configuration

www.DataSheet4U.com





(1) Main clock oscillator

The main resonator oscillates the following frequencies (fx).

• In clock-through mode

fx = 4 to 5 MHz

In PLL mode
 fx = 4 to 5 MHz (fxx = 16 to 20 MHz)

(2) Subclock oscillator

The sub-resonator oscillates a frequency (fxT) of 32.768 kHz or 20 kHz.

(3) Main clock oscillator stop control

This circuit generates a control signal that stops oscillation of the main clock oscillator. Oscillation of the main clock oscillator is stopped in the STOP mode or when the PCC.MCK bit = 1 (valid only when the PCC.CLS bit = 1).

(4) Internal oscillator

Oscillates a frequency (fR) of 200 kHz (TYP.).

(5) Prescaler 1

This circuit generates the clock (fxx to fxx/1,024) to be supplied to the following on-chip peripheral functions: TMP0 to TMP3, TMQ0, TMM0, CSIB0, CSIB1, UARTA0, UARTA1, ADC, and WDT2

(6) Prescaler 2

This circuit divides the main clock (fxx).

The clock generated by prescaler 2 (fxx to fxx/32) is supplied to the selector that generates the CPU clock (fcPU) and internal system clock (fcLK).

fclk is the clock supplied to the INTC, ROM, and RAM blocks, and can be output from the CLKOUT pin.

(7) Prescaler 3

This circuit divides the clock generated by the main clock oscillator (fx) to a specific frequency (32.768 kHz) and supplies that clock to the watch timer block.

For details, see CHAPTER 9 WATCH TIMER FUNCTIONS.

(8) Prescaler 4

This circuit generates the clock (fx to fx/1,024) to be supplied to on-chip peripheral function. The block to be supplied is WDT2 only.

(9) PLL

This circuit multiplies the clock generated by the main clock oscillator (fx) by 4.

It operates in two modes: clock-through mode in which fx is output as is, and PLL mode in which a multiplied clock is output. These modes can be selected by using the PLLCTL.SELPLL bit.

Whether the clock is multiplied by 4 is selected by the CKC.CKDIV0 bit, and PLL is started or stopped by the PLLCTL.PLLON bit.

5.3 Registers

(1) Processor clock control register (PCC)

The PCC register is a special register. Data can be written to this register only in combination of specific sequences (see **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 03H.

PCC	7	6	5	4	3	2	1	0
100	FRC	MCK	MFRC	CLS ^{Note}	СКЗ	CK2	CK1	CK0
	FRC		Use	of subcloc	k on-chip fe	edback re	sistor	
	0	Used						
	1	Not used						
	MOK			Main al		er oontrol		
		MCK Main clock oscillator control O Oscillation enabled						
	1	Oscillation						
	the CPU CPU cld • Before s operatir • When th clear (0 before s	J clock, the ock has been setting the I ag with the me main clo) the MCK I	t is set (1) v operation of en changed MCK bit fro main clock. ck is stoppe bit and sect e CPU cloc s.	of the main to the sub m 0 to 1, s ed and the ure the osc	clock does clock. top the on- device is o illation stat	s not stop. chip periph perating wi pilization tin	It stops aft eral function th the subo ne by softw	er the ons clock, vare
	MFRC		Use o	of main clo	ck on-chip f	feedback re	esistor	
	0	Used			· · ·			
	1	Not used						
	CLS ^{Note}			Status	of CPU clo	ck (fcpu)		
	0	Main cloc	k operation					
			operation					
	1	Subclock						
	1 СК3	Subclock CK2	CK1	CK0	С	lock select	ion (fclk/fcf	•u)
		1	CK1 0	СК0 0	C fxx	Clock select	ion (fclk/fcf	PU)
	СКЗ	CK2	-			Clock select	ion (fc∟ĸ/fc⊧	PU)
	СК3 0	СК2 0	0	0	fxx	Clock select	ion (fc⊥ĸ/fc⊧	PU)
	СК3 0 0	CK2 0 0	0	0 1	fxx fxx/2	Clock select	ion (fclk/fcf	νu)
	СК3 0 0 0	СК2 0 0 0	0 0 1	0 1 0	fxx fxx/2 fxx/4	Clock select	ion (fc∟ĸ/fc⊧	νυ)
	СК3 0 0 0 0	CK2 0 0 0 0	0 0 1 1	0 1 0 1	fxx fxx/2 fxx/4 fxx/8	Clock select	ion (fcLk/fcF	20)
	СК3 0 0 0 0 0	CK2 0 0 0 0 1	0 0 1 1 0	0 1 0 1 0	fxx fxx/2 fxx/4 fxx/8 fxx/16 fxx/32	Clock select	ion (fcLk/for	PU)

(a) Example of setting main clock operation \rightarrow subclock operation

- <1> CK3 bit \leftarrow 1: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
- <2> Subclock operation: Read the CLS bit to check if subclock operation has started. It takes the following time after the CK3 bit is set until subclock operation is started.

Max.: 1/fxT (1/subclock frequency)

<3> MCK bit \leftarrow 1: Set the MCK bit to 1 only when stopping the main clock.

Cautions 1. When stopping the main clock, stop the PLL.

2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied, then change to the subclock operation mode.

Internal system clock (fcLK) > Subclock (fxT: 32.768 kHz) × 4

Remark Internal system clock (fcLK): Clock generated from the main clock (fxx) by setting bits CK2 to CK0

[Description example]

<1>	_SET_SUB_RU	JN :	
	st.b	r0, PRCMD[r0]	
	set1	3, PCC[r0]	CK3 bit ← 1
<2>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until subclock operation starts.
	bz	_CHECK_CLS	
<3>	_STOP_MAIN_	_CLOCK :	
	st.b	r0, PRCMD[r0]	
	set1	6, PCC[r0]	MCK bit \leftarrow 1, main clock is stopped

Remark The above description is an example. Note with caution that the CLS bit is read in a closed loop in <2>.

(b) Example of setting subclock operation \rightarrow main clock operation

- <1> MCK bit \leftarrow 0: Main clock starts oscillating
- <2> Insert waits by the program and wait until the oscillation stabilization time of the main clock elapses.
- <3> CK3 bit \leftarrow 0: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
- <4> Main clock operation: It takes the following time after the CK3 bit is set until main clock operation is started.

Max.: 1/fxT (1/subclock frequency)

Therefore, insert one NOP instruction immediately after setting the CK3 bit to 0 or read the CLS bit to check if main clock operation has started.

[Description example]

<1>	_START_MAIN	N_OSC :	
	st.b	r0, PRCMD[r0]	Release of protection of special registers
	clr1	6, PCC[r0]	Main clock starts oscillating
<2>	movea	0x55, r0, r11	Wait for oscillation stabilization time
	_WAIT_OST	:	
	nop		
	nop		
	nop		
	addi	-1, r11, r11	
	mp	r0, r11	
	bne	_PROGRAM_WAIT	
<3>	st.b	r0, PRCMD[r0]	
	clr1	3, PCC[r0]	CK3 ← 0
<4>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until main clock operation starts
	bnz	_CHECK_CLS	


Remark The above description is an example. Note with caution that the CLS bit is read in a closed loop in <4>.

(2) Internal oscillation mode register (RCM)

The RCM register is an 8-bit register that sets the operation mode of the internal oscillator.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.



3. The internal oscillator oscillates if the CCLS.CCLSF bit is set to 1 (when WDT overflow occurs during oscillation stabilization) even when the RSTOP bit is set to 1. At this time, the RSTOP bit remains being set to 1.

(3) CPU operation clock status register (CCLS)

The CCLS register indicates the status of the CPU operation clock. This register is read-only, in 8-bit or 1-bit units. Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
CCLS	0	0	0	0	0	0	0	CCLSF
	CCLSF			CPU ope	eration cloc	k status		
	0	Operating	on main cl	lock (fx) or s	subclock (f>	а).		
	1	Operating	on interna	l oscillation	clock (fR).			
	L				()			

5.4 Operation

www.DataSheet4U.com

5.4.1 Operation of each clock

The following table shows the operation status of each clock.

Register Setting and				Р	CC Regist	er			
Operation Status		CLK Bi	t = 0, MCK	Bit = 0			Bit = 1, Bit = 0	CLS E MCK	Bit = 1, Bit = 1
	During Reset	During Oscillation Stabilization	HALT Mode	IDLE1, IDLE2 Mode	STOP Mode	Subclock Mode	Sub-IDLE Mode	Subclock Mode	Sub-IDLE Mode
Target Clock		Time Count							
Main clock oscillator (fx)	×	0	0	0	×	0	0	×	×
Subclock oscillator (fxT)	0	0	0	0	0	0	0	0	0
CPU clock (fcpu)	×	×	×	×	×	0	×	0	×
Internal system clock (fcLK)	×	×	0	×	×	0	×	0	×
Main clock (in PLL mode, fxx)	×	Note 1	0	Note 2	×	0	0	×	×
Peripheral clock (fxx to fxx/1,024)	×	×	0	×	×	0	×	×	×
WT clock (main)	×	×	0	0	×	0	0	×	×
WT clock (sub)	0	0	0	0	0	0	0	0	0
WDT2 clock (internal oscillation)	×	0	0	0	0	0	0	0	0
WDT2 clock (main)	×	×	0	×	×	0	×	×	×

Table 5-1. Operation Status of Each Clock

Notes 1. Oscillation starts after time 1/2 of the oscillation stabilization time, and the stable clock is supplied after lockup time.

2. Operable in the IDLE1 mode. Stopped in the IDLE2 mode.

Remark O: Operable

×: Stopped

5.4.2 Clock output function

The clock output function is used to output the internal system clock (fcLK) from the CLKOUT pin.

The internal system clock (fcLK) is selected by using the PCC.CK3 to PCC.CK0 bits.

The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the control register of port CM.

The status of the CLKOUT pin is the same as the internal system clock in Table 5-1 and the pin can output the clock when it is in the operable status. It outputs a low level in the stopped status. However, the CLKOUT pin is in the port mode (PCM1 pin: input mode) after reset and until it is set in the output mode. Therefore, the status of the pin is Hi-Z.

5.5 PLL Function

5.5.1 Overview

In the V850ES/HE2, an operating clock that is 4 times higher than the oscillation frequency output by the PLL function or the clock-through mode can be selected as the operating clock of the CPU and on-chip peripheral functions.

When PLL function is used:	Input clock = 4 to 5 MHz (output: 16 to 20 MHz)
Clock-through mode:	Input clock = 4 to 5 MHz (output: 4 to 5 MHz)

5.5.2 Registers

(1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the PLL function. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 01H.

PLLCTL	0	0	5 0	4	3 0	2	SELPLL	0 PLLON
L	•	•		0	Ū		0	
Γ	PLLON			PLL ope	eration stop	register		
Γ	0	PLL stop	bed					
	1	PLL oper	ating					
L		(After PLL	operation s	tarts, a locki	up time is reo	quired for	frequency sta	bilization)
г		1						
	SELPLL		CF	PU operation	on clock sele	ection reg	lister	
	0	Clock-thre	ough mode					
	1	PLL mode	Э					

2. The SELPLL bit can be set to 1 only when the PLL clock frequency is stabilized. If not (unlocked), "0" is written to the SELPLL bit if data is written to it.

(2) Lock register (LOCKR)

Phase lock occurs at a given frequency following power application or immediately after the STOP mode is released, and the time required for stabilization is the lockup time (frequency stabilization time). This state until stabilization is called the lockup status, and the stabilized state is called the locked status.

The LOCKR register includes a LOCK bit that reflects the PLL frequency stabilization status.

This register is read-only, in 8-bit or 1-bit units.

when the IDLE2 mode is set during PLL operation.

Reset sets this register to 00H.


After res	et: 00H	R Ad	ddress: FF	FFF824H						
	7	6	5	4	3	2	1	0		
LOCKR	0	0	0	0	0	0	0	LOCK		
	LOCK		PLL lock status check							
	0	Locked sta	Locked status							
	1	Unlocked	status							
Caution The LOCK conditions	-		t reflect	the lock	status of	f the PLI	L in real	time. T	he set/clear	
 [Set conditions] Upon system rese In IDLE2 or STOP Upon setting of PL Upon stopping m PCC.MCK bit to 1 	9 mode LL stop (c nain clock	•			,	ng of PC	C.CK3 b	bit to 1 ar	nd setting of	
Note This register oscillation s		-			to 00H af	fter the re	set has t	been relea	ased and the	
 [Clear conditions] Upon overflow of (3) Oscillation st Upon oscillation st when the STOP m 	tabilizatio stabilizatio	on time se on timer c	elect regis	ster (OST time set b	'S))) by OSTS		-		·	
 Upon PLL lockup from 0 to 1 After the setup tin 	time time	er overflow	(time set	t by PLLS	register)				-	

(3) PLL lockup time specification register (PLLS)

The PLLS register is an 8-bit register used to select the PLL lockup time when the PLLCTL.PLLON bit is changed from 0 to 1.

This register can be read or written in 8-bit units.

Reset sets this register to 03H.



(4) Programmable clock mode register (PCLM)

The PCLM register is an 8-bit register used to control the PCL output. This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	
PCLM	0	0	0	PCLE	0	0	PCK1	PCK0]
		1							1
	PCLE		S	election of P	CL pin οι	itput opera	ation		
	0	PCL pin	output disa	bled (PCL p	n is fixed	to low lev	el)		
		PCL pin output disabled (PCL pin is fixed to low level)							
ition Set the po set the PC		d control	output ena registers		, PFC,	and PFC	E register	rs, etc.) fi	rst, and
-	ort-relate	d control		: (PM, PMC			-	rs, etc.) fi] rst, and
-	ort-relate	d control 1.		: (PM, PMC		and PFC	-	rs, etc.) fi] rst, and
-	Distribution of the second sec	d control 1. PCK0	registers	: (PM, PMC			-	rs, etc.) fi] rst, and]
-	CLE bit to	d control 1. PCK0 0	registers	: (PM, PMC			-	rs, etc.) fi	rst, and

5.5.3 Usage

(1) When PLL is used

- After the reset signal has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
- To enable PLL operation, first set the PLLON bit to 1, and then set the SELPLL bit to 1 after the LOCKR.LOCK bit = 0. To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8 clocks or more, and then stop the PLL (PLLON bit = 0).
- The PLL stops during transition to IDLE2 or STOP mode regardless of the setting and is restored from IDLE2 or STOP mode to the status before transition. The time required for restoration is as follows.
 - (a) When transiting to IDLE2 or STOP mode from the clock through mode
 - STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (min.) or longer.
 - IDLE2 mode: Set the OSTS register so that the setup time is $350 \,\mu s$ (min.) or longer.
 - (b) When shifting to the IDLE 2 or STOP mode while remaining in the PLL operation mode
 - STOP mode: Set the OSTS register so that the oscillation stabilization time is 1 ms (min.) or longer.
 - IDLE2 mode: Set the OSTS register so that the setup time is 800 μ s (min.) or longer.

When shifting to the IDLE1 mode, the PLL does not stop. Stop the PLL if necessary.

(2) When PLL is not used

The clock-through mode (SELPLL bit = 0) is selected after the reset signal has been released, but the PLL is
operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).

CHAPTER 6 16-BIT TIMER/EVENT COUNTER P (TMP)

Timer P (TMP) is a 16-bit timer/event counter.

The V850ES/HE2 has four timer/event counter channels, TMP0 to TMP3.

6.1 Overview

An outline of TMPn is shown below.

- Clock selection: 8 ways
- Capture/trigger input pins: 2
- External event count input pins: 1
- External trigger input pins: 1
- Timer/counters: 1
- Capture/compare registers: 2
- Capture/compare match interrupt request signals: 2
- Timer output pins: 2

Remark n = 0 to 3

6.2 Functions

TMPn has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- Pulse width measurement

Remark n = 0 to 3

6.3 Configuration

TMPn includes the following hardware.

Item	Configuration
Timer register	16-bit counter
Registers	TMPn capture/compare registers 0, 1 (TPnCCR0, TPnCCR1) TMPn counter read buffer register (TPnCNT) CCR0, CCR1 buffer registers
Timer inputs	2 (TIPn0 ^{Note 1} , TIPn1 pins)
Timer outputs	2 (TOPn0, TOPn1 pins)
Control registers ^{Note 2}	TMPn control registers 0, 1 (TPnCTL0, TPnCTL1) TMPn I/O control registers 0 to 2 (TPnIOC0 to TPnIOC2) TMPn option register 0 (TPnOPT0)

- Notes 1. The TIPn0 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.
 - 2. When using the functions of the TIPn0, TIPn1, TOPn0, and TOPn1 pins, see Table 4-15 Using Port Pin as Alternate-Function Pin.

Remark n = 0 to 3




Figure 6-1. Block Diagram of TMPn

stopped.)

Remark fxx: Main clock frequency fxT: Subclock frequency

(1) 16-bit counter

www.DataSheet4U.com

This 16-bit counter can count internal clocks or external events. The count value of this counter can be read by using the TPnCNT register. When the TPnCTL0.TPnCE bit = 0, the value of the 16-bit counter is FFFFH. If the TPnCNT register is read at this time, 0000H is read.

Reset sets the TPnCE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TPnCCR0 register is used as a compare register, the value written to the TPnCCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTPnCC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TPnCCR0 register is cleared to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TPnCCR1 register is used as a compare register, the value written to the TPnCCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTPnCC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TPnCCR1 register is cleared to 0000H.

(4) Edge detector

This circuit detects the valid edges input to the TIPn0 and TIPn1 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TPnIOC1 and TPnIOC2 registers.

(5) Output controller

This circuit controls the output of the TOPn0 and TOPn1 pins. The output controller is controlled by the TPnIOC0 register.

(6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

6.4 Registers

www.DataSheet4U.com

The registers that control TMPn are as follows.

- TMPn control register 0 (TPnCTL0)
- TMPn control register 1 (TPnCTL1)
- TMPn I/O control register 0 (TPnIOC0)
- TMPn I/O control register 1 (TPnIOC1)
- TMPn I/O control register 2 (TPnIOC2)
- TMPn option register 0 (TPnOPT0)
- TMPn capture/compare register 0 (TPnCCR0)
- TMPn capture/compare register 1 (TPnCCR1)
- TMPn counter read buffer register (TPnCNT)

Remarks 1. When using the functions of the TIPn0, TIPn1, TOPn0, and TOPn1 pins, see Table 4-15 Using Port Pin as Alternate-Function Pin.

2. n = 0 to 3

(1) TMPn control register 0 (TPnCTL0)

The TPnCTL0 register is an 8-bit register that controls the operation of TMPn.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TPnCTL0 register by software.

After re	set: 00H	R/W	Address:	TPOCTLO) FFFFF	590H, TP1C	TLO FFFF	⁻ 5A0H,		
				TP2CTL) FFFFF	5B0H, TP30	CTLO FFFFI	=5C0H		
	7	6	5	4	3	2	1	0		
TPnCTL0	TPnCE	0	0	0	0	TPnCKS2	TPnCKS1	TPnCKS0		
(n = 0 to 3)										
	TPnCE				operatio					
	0	TMPn ope	eration disat	oled (TMP	n reset as	synchronous	sly ^{Note 1}).			
	1	TMPn ope	eration enab	led. TMP	n operatio	on started.				
	TDrokoo		TPnCKS0		Interne					
	TPIICK52	TPICKST	TPICKOU			al count cloc				
	0	0	0		n = 0, 2		n = 1, 3	3		
	0	0	1	fxx fxx/2						
	0	1	0	fxx/2						
	0	1	1	fxx/4						
	1	0	0	fxx/16						
	1	0	1	fxx/32						
	1	1	0	fxx/64						
	1	1	1	fxx/128		fx	Note 2			
	2.	Counting clock is s	operatior	n cannot	be perf	ormed with	• •	0, TOPn1 pins) clock when the ma		
	When the value of the TPnCE bit is changed from 0 to TPnCKS2 to TPnCKS0 bits can be set simultaneously. 2. Be sure to clear bits 3 to 6 to "0". Remark fxx: Main clock frequency fxT: Subclock frequency									

(2) TMPn control register 1 (TPnCTL1)

The TPnCTL1 register is an 8-bit register that controls the operation of TMPn. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After re	eset: 00H	R/W	Address:	IPOCIL1	FFFF59	1H, TP1CTL	.1 FFFFF5	A1H,							
			-	TP2CTL1	FFFF5B	1H, TP3CTL	1 FFFFF	5C1H							
	7	6	5	4	3	2	1	0							
TPnCTL1	TPnSYE	TPnEST	TPnEST TPnEEE 0 0 TPnMD2 TPnMD1 TPnMD												
(n = 0 to 3)		1													
	TPnSYE		Tu	ned opera	tion mode	enable con	trol								
	0	Independ	ent operatio	on mode (a	synchron	ous operatio	n mode)								
	1			· ·		lave operation	,	ter timer.							
		Mas	ter timer		Slave	timer									
		Г	MP0	ТМ	P1	-									
		Т	MP2	ТМ	P3	TMQ0									
		Function				imer Tuned	-								
	TPnEST			Softw	are trigge	r control									
	0				_										
	1	 In one-s 	Generate a valid signal for external trigger input. In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TPnEST bit as the trigger. In external trigger pulse output mode: A PWM waveform is output with writing 1 to the TPnEST bit as the trigger.												
								gger pu							

(2/2)

TPnEEE	Count clock selection							
0	Disable operation with external event count input. (Perform counting with the count clock selected by the TPnCTL0.TPnCK0 to TPnCK2 bits.)							
1	Enable operation with external event count input. (Perform counting at the valid edge of the external event count input signal.)							
The TPnEEE bit selects whether counting is performed with the internal count clock or the valid edge of the external event count input.								

_				
	TPnMD2	TPnMD1	TPnMD0	Timer mode selection
	0	0	0	Interval timer mode
	0	0	1	External event count mode
	0	1	0	External trigger pulse output mode
Ī	0	1	1	One-shot pulse output mode
	1	0	0	PWM output mode
	1	0	1	Free-running timer mode
Ī	1	1	0	Pulse width measurement mode
	1	1	1	Setting prohibited

Cautions 1. External event count input is selected in the external event count mode regardless of the value of the TPnEEE bit.

Set the TPnEEE and TPnMD2 to TPnMD0 bits when the TPnCTL0.TPnCE bit = 0. (The same value can be written when the TPnCE bit = 1.) The operation is not guaranteed when rewriting is performed with the TPnCE bit = 1. If rewriting was mistakenly performed, clear the TPnCE bit to 0 and then set the bits again.

(3) TMPn I/O control register 0 (TPnIOC0)

The TPnIOC0 register is an 8-bit register that controls the timer output (TOPn0, TOPn1 pins). This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

				TP2IOC0	FFFF5B2	H, TP3IOC	0 FFFF5	5C2H
	7	6	5	4	3	2	1	0
TPnIOC0	0	0	0	0	TPnOL1	TPnOE1	TPnOL0	TPnOE0
(n = 0 to 3)								
	TPnOL1			TOPn1 p	in output le	vel setting		
	0	TOPn1	pin output	nversion di	sabled			
	1	TOPn1	pin output	nversion er	nabled			
	TPnOE1			TOPn	1 pin output	setting		
	0	• When	utput disabl TPnOL1 bit TPnOL1 bit	= 0: Low le				
	1	Timer o	utput enable	ed (a square	e wave is o	utput from	the TOPn1	pin).
	TPnOL0			TOPn0 p	in output le	vel setting		
	0	TOPn0	pin output i	nversion di	sabled			
	1	TOPn0	pin output i	nversion er	nabled			
	TPnOE0			TOPn	0 pin output	setting		
	0	• When	utput disable TPnOL0 bit TPnOL0 bit	= 0: Low le				
	1	Timer o	utput enable	ed (a squar	e wave is o	utput from	the TOPn0	pin).
	Cautions	whe writ mis set 2. Eve	write the ⁻ en the TPI tten whe stakenly p the bits a en if the 1 d TPnOEm	nCTL0.TP n the TF erformed gain. TPnOLm I	nCE bit = PnCE bit , clear the bit is man	0. (The s = 1.) e TPnCE	same valu If rewrit bit to 0 when th	ue can be ting was and ther e TPnCE

(4) TMPn I/O control register 1 (TPnIOC1)

The TPnIOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIPn0, TIPn1 pins).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After re	set: 00H	R/W	Address:		FFFFF59			,			
	7	C	F		FFFFF5E	,					
TPnIOC1		-	6 5 4 3 2 1 0 0 0 0 TPnIS3 TPnIS2 TPnIS1 TPnIS0								
	0	0	0	0	111100	1111102	TFIIIST	TEIISO			
(n = 0 to 3)		TD 100									
	TPnIS3	TPnIS2	· ·		out signal (⁻	• •	0	setting			
	0	0	No edge	detection (apture ope	ration inva	lid)				
	0	1	Detection	of rising e	dge						
	1	0	Detection	of falling e	dge						
	1	1	Detection	of both ed	ges						
	TPnIS1	TPnIS0	Capture	e trigger inp	out signal (⁻	TIPn0 pin) v	valid edge	setting			
	0	0	No edge	detection (apture ope	ration inva	lid)				
	0	1	Detection	of rising e	dge						
	1	0	Detection	of falling e	dge						
	1	1	Detection	of both ed	ges						
	Cautions	TPn(wher perfc again 2. The	TLO.TPn the TPr ormed, cle n. TPnIS3 t	nCE bit ear the T to TPnIS	0. (The s = 1.) If PnCE bit 0 bits ar	same valu rewriting to 0 and e valid	ue can b was m then se only in	istakenly t the bits the free-			
		mode	running timer mode and the pulse width measurement mode. In all other modes, a capture operation is not possible.								

(5) TMPn I/O control register 2 (TPnIOC2)

The TPnIOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIPn0 pin) and external trigger input signal (TIPn0 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

Г

	eset: 00H	R/W	Address:	TP0IOC	2 FFFFF59	4H, TF	110C2	FFFF	F5A4H,	
				TP2IOC	2 FFFFF5B	4H, TF	231OC2	2 FFFF	F5C4H	
	7	6	5	4	3	2		1	0	
TPnIOC2	0	0	0	0	TPnEES1	TPnEE	SO TF	nETS1	TPnETS0	
(n = 0 to 3)										
	TPnEES1	TPnEES0	External e	event count	input signa	l (TIPn	0 pin)	valid ed	lge setting	
	0	0	No edge	detection (external eve	ent cou	nt inva	lid)		
	0	1	Detection	of rising e	dge					
	1	0	Detection	of falling	edge					
	1	1	Detection	of both eo	lges					
		TPnETS0	Externa	al trigger in	put signal (1	TIPn0 p	oin) val	id edge	setting	
	0	0	No edge	detection (external trig	ger inv	alid)			
	0	1	Detection	of rising e	dge					
	1	0	Detection	of falling	edge					
	1	1	Detection	of both ec	lges					
	Cautions	 Rewrite the TPnEES1, TPnEES0, TPnETS1, and TPnETS0 bits when the TPnCTL0.TPnCE bit = 0. (The same value can be written when the TPnCE bit = 1.) If rewriting was mistakenly performed, clear the TPnCE bit to 0 and then set the bits again. The TPnEES1 and TPnEES0 bits are valid only when the TPnCTL1.TPnEEE bit = 1 or when the external event count mode (TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 bits = 001) has been set. 								
		set ti 2. The TPnC coun = 001	ne bits ag TPnEES1 CTL1.TPn It mode (gain. I and TP IEEE bit TPnCTL ⁻ en set.	nEES0 bit = 1 or	s are when to TF	valid the PnCTL	only exterr .1.TPn	when the nal event IMD0 bits	

(6) TMPn option register 0 (TPnOPT0)

The TPnOPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After reset: 00H		R/W	Address:	TP0OPT0	FFFFF5	95H, TP1C	OPTO FF	FFF5A5H,
				TP2OPT0	FFFFF5	B5H, TP3C	OPT0 FF	FFF5C5H
	7	6	5	4	3	2	1	0
TPnOPT0	0	0	TPnCCS1	TPnCCS0	0	0	0	TPnOVF
(n = 0 to 3)								
	TPnCCS1		TPnCC	CR1 registe	r capture/o	compare se	election	
	0	Compa	re register se	lected				
	1	Capture	e register sele	ected				
	The TPn	CCS1 bit	setting is val	lid only in th	e free-run	ning timer	mode.	
	TPnCCS0		TPnCC	CR0 registe	r capture/c	compare se	election	
	0	Compa	re register se	lected				
	1	Capture	e register sele	ected				
	The TPn	CCS0 bit	setting is val	lid only in th	e free-run	ning timer	mode.	
	TPn	OVF		TMPn ove	erflow dete	ection flag		
	Set (1)		Overflow	occurred				
	Reset (0)		TPnOVF	bit 0 written	or TPnC	L0.TPnCE	bit = 0	
	FFFH mode. • An inter TPnOV than the • The TP register • The TP	to 0000H rupt requ F bit is se free-run nOVF bit are read nOVF bit	is set to 1 wi I in the free-r uest signal (II et to 1. The I ning timer m is not cleare when the TF can be both Writing 1 ha	unning time NTTPnOV) i NTTPnOV s ode and the d even whe PnOVF bit = read and w	r mode or s generate signal is no pulse wic n the TPn 1. ritten, but	the pulse we ed at the sate of generate th measure OVF bit or the TPnOV	width mea ame time ed in mod ement mo the TPnO /F bit car	asurement that the es other ode. DPT0 not be set
	Cautions	bit bit	vrite the TI = 0. (The = 1.) If re nCE bit to 0	same valu writing wa	ue can b as mista	e written kenly pe	when the formed	the TPnC

(7) TMPn capture/compare register 0 (TPnCCR0)

The TPnCCR0 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TPnOPT0.TPnCCS0 bit. In the pulse width measurement mode, the TPnCCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TPnCCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TPnCCR0 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

After res	set: 0000H R/W				Ad	dress:		TP0CCR0 FFFF596H, TP1CCR0 FFFF5A6H, TP2CCR0 FFFF5B6H, TP3CCR0 FFFF5C6H								
TPnCCR0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(n = 0 to 3)																

(a) Function as compare register

The TPnCCR0 register can be rewritten even when the TPnCTL0.TPnCE bit = 1.

The set value of the TPnCCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTPnCC0) is generated. If TOPn0 pin output is enabled at this time, the output of the TOPn0 pin is inverted.

When the TPnCCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

(b) Function as capture register

When the TPnCCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TPnCCR0 register if the valid edge of the capture trigger input pin (TIPn0 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TPnCCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIPn0) is detected.

Even if the capture operation and reading the TPnCCR0 register conflict, the correct value of the TPnCCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 6-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(8) TMPn capture/compare register 1 (TPnCCR1)

The TPnCCR1 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TPnOPT0.TPnCCS1 bit. In the pulse width measurement mode, the TPnCCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TPnCCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TPnCCR1 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

After re	set: 0000H		et: 0000H R/W			R/W Address:				TP0CCR1 FFFF598H, TP1CCR1 FFFF5A8H, TP2CCR1 FFFF5B8H, TP3CCR1 FFFFF5C8H						
TPnCCR1 (n = 0 to 3)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

(a) Function as compare register

The TPnCCR1 register can be rewritten even when the TPnCTL0.TPnCE bit = 1.

The set value of the TPnCCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTPnCC1) is generated. If TOPn1 pin output is enabled at this time, the output of the TOPn1 pin is inverted.

(b) Function as capture register

When the TPnCCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TPnCCR1 register if the valid edge of the capture trigger input pin (TIPn1 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TPnCCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIPn1) is detected.

Even if the capture operation and reading the TPnCCR1 register conflict, the correct value of the TPnCCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	-

Table 6-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(9) TMPn counter read buffer register (TPnCNT)

The TPnCNT register is a read buffer register that can read the count value of the 16-bit counter. If this register is read when the TPnCTL0.TPnCE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TPnCNT register is cleared to 0000H when the TPnCE bit = 0. If the TPnCNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TPnCNT register is cleared to 0000H after reset, as the TPnCE bit is cleared to 0.

Caution Accessing the TPnCNT register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

After reset: 0000H R				3	Addre	ess:		TP0CNT FFFFF59AH, TP1CNT FFFFF5AAH, TP2CNT FFFFF5BAH, TP3CNT FFFFF5CAH								
TPnCNT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(n = 0 to 3)																

(10) TIPnm pin noise elimination control register (PnmNFC)

The PnmNFC register is an 8-bit register that sets the digital noise filter of the timer P input pin for noise elimination.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	After reset:	00H R/V	V Addres	P10NFC : F P11NFC : F P20NFC : F P21NFC : F P30NFC : F	FFFFB00H FFFFB04H FFFFB08H FFFFB0CH FFFFB10H FFFFB10H FFFFB18H FFFFB18H	(TIP01 pin) (TIP10 pin) (TIP11 pin) (TIP20 pin) (TIP21 pin) (TIP30 pin)						
	7	6	5	4	3	2	1	0				
PnmNFC	0	NFSTS	0	0	0	NFC2	NFC1	NFC0				
(n = 0 to 3, m = 0, 1)		•	L	•			L					
	NFSTS	Setting of number of times of sampling by digital noise filter 3 times										
	0											
	1	2 times										
	NFC2	NFC1	NFC0	Sampling clock								
				n = 0, 2 n = 1, 3								
	0	0	0 0 fxx									
	0	0	1	fxx/2								
	0	1										
	0	1	1	fxx/16								
	1	0	0	fxx/32		fxx/16	3					
	1	0	1	fxx/64 fxт								
	Other than above Setting prohibited											
	Caution Remark	2. A sig regis There times initia samp The width (Number	inal input ter is set is efore, set t of samp lization ti pling), and n of the noi of times o	s output wit he samplin ling (NFSTS me = (Sa enable the se that can l	er input p th digital n g clock (Ni b) by using mpling cl timer oper be accurate - 1). Even	in (TIPnm) oise elimin FC2 to NFC g the Pnml ock) × (N ation. Hy eliminate noise with	ated. (0) and the NFC regist (umber of d is (Samp a width na	e PnmNFC number of er, wait for times of ling clock) ×				

6.5 Operation

TMPn can perform the following operations.

Operation	TPnCTL1.TPnEST Bit (Software Trigger Bit)	TIPn0 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode ^{Note 1}	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output mode ^{Note 2}	Valid	Valid	Compare only	Batch write
One-shot pulse output mode ^{Note 2}	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode ^{Note 2}	Invalid	Invalid	Capture only	Not applicable

Notes 1. To use the external event count mode, specify that the valid edge of the TIPn0 pin capture trigger input is not detected (by clearing the TPnIOC1.TPnIS1 and TPnIOC1.TPnIS0 bits to "00").

2. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TPnCTL1.TPnEEE bit to 0).

Remark n = 0 to 3

6.5.1 Interval timer mode (TPnMD2 to TPnMD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTPnCC0) is generated at the specified interval if the TPnCTL0.TPnCE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOPn0 pin.

Usually, the TPnCCR1 register is not used in the interval timer mode.







Figure 6-3. Basic Timing of Operation in Interval Timer Mode



When the TPnCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOPn0 pin is inverted. Additionally, the set value of the TPnCCR0 register is transferred to the CCR0 buffer register.


When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOPn0 pin is inverted, and a compare match interrupt request signal (INTTPnCC0) is generated.

The interval can be calculated by the following expression.

```
Interval = (Set value of TPnCCR0 register + 1) \times Count clock cycle
```

Remark n = 0 to 3








Figure 6-4. Register Setting for Interval Timer Mode Operation (2/2)

(1) Interval timer mode operation flow




Figure 6-5. Software Processing Flow in Interval Timer Mode

(2) Interval timer mode operation timing


(a) Operation if TPnCCR0 register is set to 0000H

If the TPnCCR0 register is set to 0000H, the INTTPnCC0 signal is generated at each count clock subsequent to the first count clock, and the output of the TOPn0 pin is inverted. The value of the 16-bit counter is always 0000H.

Count clock				
16-bit counter	FFFH 0000H	Оооон	Оооон	0000н
TPnCE bit				
TPnCCR0 register		0000H		
TOPn0 pin output			1	
INTTPnCC0 signal				
			Interval time Count clock cycle	Interval time Count clock cycle
Remark n = 0 to	3			

(b) Operation if TPnCCR0 register is set to FFFFH


If the TPnCCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTPnCC0 signal is generated and the output of the TOPn0 pin is inverted. At this time, an overflow interrupt request signal (INTTPnOV) is not generated, nor is the overflow flag (TPnOPT0.TPnOVF bit) set to 1.



(c) Notes on rewriting TPnCCR0 register

To change the value of the TPnCCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TPnCCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TPnCCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TPnCCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTPnCC0 signal is generated and the output of the TOPn0 pin is inverted.

Therefore, the INTTPnCC0 signal may not be generated at the interval time " $(D_1 + 1) \times Count clock cycle"$ or " $(D_2 + 1) \times Count clock cycle"$ originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times Count clock period".$

(d) Operation of TPnCCR1 register






Figure 6-6. Configuration of TPnCCR1 Register

If the set value of the TPnCCR1 register is less than the set value of the TPnCCR0 register, the INTTPnCC1 signal is generated once per cycle. At the same time, the output of the TOPn1 pin is inverted. The TOPn1 pin outputs a square wave with the same cycle as that output by the TOPn0 pin.





If the set value of the TPnCCR1 register is greater than the set value of the TPnCCR0 register, the count value of the 16-bit counter does not match the value of the TPnCCR1 register. Consequently, the INTTPnCC1 signal is not generated, nor is the output of the TOPn1 pin changed.





Figure 6-8. Timing Chart When Do1 < D11

6.5.2 External event count mode (TPnMD2 to TPnMD0 bits = 001)


In the external event count mode, the valid edge of the external event count input is counted when the TPnCTL0.TPnCE bit is set to 1, and an interrupt request signal (INTTPnCC0) is generated each time the specified number of edges have been counted. The TOPn0 pin cannot be used.

Usually, the TPnCCR1 register is not used in the external event count mode.

Figure 6-9. Configuration in External Event Count Mode







When the TPnCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TPnCCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTPnCC0) is generated.

The INTTPnCC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TPnCCR0 register + 1) times.



(a) TN	/IPn conti	rol registe	er 0 (TPn	CTL0)					
	TPnCE					TPnCKS2	TPnCKS1	TPnCKSC)
TPnCTL0	0/1	0	0	0	0	0	0	0	
<i>(</i>) <u>-</u>									0: Stop counting 1: Enable counting
(b) IN	IPn conti TPnSYE	rol registe		CIL1)		TPnMD2	TPnMD1	TPnMD0	
TPnCTL1	0	0	0	0	0	0	0	1	
(c) TM	/IPn I/O c	ontrol rec	jister 0 (1	[PnIOC0])				0, 0, 1: External event count mode
					TPnOL1	TPnOE1	TPnOL0	TPnOE0	
TPnIOC0	0	0	0	0	0	0	0	0	
-	·								0: Disable TOPn0 pin output
									0: Disable TOPn1 pin output
(d) TN	/IPn I/O co	ontrol reg	jister 2 (1	[PnIOC2])				
г					TPnEES1	TPnEES0	TPnETS1	TPnETS0	
TPnIOC2	0	0	0	0	0/1	0/1	0	0	
									Select valid edge of external event count input

Figure 6-11. Register Setting for Operation in External Event Count Mode (2/2)

(e) TMPn counter read buffer register (TPnCNT) The count value of the 16-bit counter can be read by reading the TPnCNT register.
(f) TMPn capture/compare register 0 (TPnCCR0) If Do is set to the TPnCCR0 register, the counter is cleared and a compare match interrupt request signal (INTTPnCC0) is generated when the number of external event counts reaches (Do + 1).
(g) TMPn capture/compare register 1 (TPnCCR1) Usually, the TPnCCR1 register is not used in the external event count mode. However, the set value of the TPnCCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTPnCC1) is generated.

Therefore, mask the interrupt signal by using the interrupt mask flag (TPnCCMK1).

- **Remarks 1.** TMPn I/O control register 1 (TPnIOC1) and TMPn option register 0 (TPnOPT0) are not used in the external event count mode.
 - **2.** n = 0 to 3

(1) External event count mode operation flow





Figure 6-12. Flow of Software Processing in External Event Count Mode

- (2) Operation timing in external event count mode
 - Cautions 1. In the external event count mode, do not set the TPnCCR0 register to 0000H.
 - 2. In the external event count mode, use of the timer output is disabled. If performing timer output using external event count input, set the interval timer mode, and select the operation enabled by the external event count input for the count clock (TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 bits = 000, TPnCTL1.TPnEEE bit = 1).

(a) Operation if TPnCCR0 register is set to FFFFH


If the TPnCCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTPnCC0 signal is generated. At this time, the TPnOPT0.TPnOVF bit is not set.



(b) Notes on rewriting the TPnCCR0 register

To change the value of the TPnCCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TPnCCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TPnCCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TPnCCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTPnCC0 signal is generated.

Therefore, the INTTPnCC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$ times" or " $(D_2 + 1)$ times" originally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$ times".

(c) Operation of TPnCCR1 register




Figure 6-13. Configuration of TPnCCR1 Register

If the set value of the TPnCCR1 register is smaller than the set value of the TPnCCR0 register, the INTTPnCC1 signal is generated once per cycle.




Figure 6-14. Timing Chart When $D_{01} \ge D_{11}$

If the set value of the TPnCCR1 register is greater than the set value of the TPnCCR0 register, the INTTPnCC1 signal is not generated because the count value of the 16-bit counter and the value of the TPnCCR1 register do not match.






Figure 6-15. Timing Chart When Do1 < D11


6.5.3 External trigger pulse output mode (TPnMD2 to TPnMD0 bits = 010)

In the external trigger pulse output mode, 16-bit timer/event counter P waits for a trigger when the TPnCTL0.TPnCE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter P starts counting, and outputs a PWM waveform from the TOPn1 pin.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOPn0 pin.









16-bit timer/event counter P waits for a trigger when the TPnCE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOPn1 pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted. (The output of the TOPn0 pin is inverted. The TOPn1 pin outputs a high level regardless of the status (high/low) when a trigger occurs.)

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TPnCCR1 register) × Count clock cycle

Cycle = (Set value of TPnCCR0 register + 1) \times Count clock cycle

Duty factor = (Set value of TPnCCR1 register)/(Set value of TPnCCR0 register + 1)

The compare match request signal INTTPnCC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTPnCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TPnCCRm register is transferred to the CCRm buffer register when the count value of the 16bit counter matches the value of the CCRm buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TPnCTL1.TPnEST bit) to 1 is used as the trigger.

Remark n = 0 to 3, m = 0, 1






Figure 6-18. Setting of Registers in External Trigger Pulse Output Mode (2/2)

(d)	TMPn I/O	control r	egister 2	(TPnIOC		TPnEES0	TPnETS1	TPnETS0	
TPnIOC2	0	0	0	0	0/1	0/1	0/1	0/1	
									Select valid edge of external trigger input
									Select valid edge of external event count input
.,	TMPn cou The value			•		eading the	TPnCNT	register.	
	TMPn cap If D₀ is se PWM wav	t to the T	PnCCR0	register a	•				ycle and active level of the
	•	(D₀ + 1) > evel width		-	cycle				
	Remarks		in the ext	•	er 1 (TPn ger pulse o			option reg	ister 0 (TPnOPT0) are not

(1) Operation flow in external trigger pulse output mode





Figure 6-19. Software Processing Flow in External Trigger Pulse Output Mode (1/2)






(2) External trigger pulse output mode operation timing

(a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TPnCCR1 register last. Rewrite the TPnCCRm register after writing the TPnCCR1 register after the INTTPnCC0 signal is detected.



In order to transfer data from the TPnCCRm register to the CCRm buffer register, the TPnCCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TPnCCR0 register and then set the active level width to the TPnCCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TPnCCR0 register, and then write the same value to the TPnCCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TPnCCR1 register has to be set.

After data is written to the TPnCCR1 register, the value written to the TPnCCRm register is transferred to the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TPnCCR0 or TPnCCR1 register again after writing the TPnCCR1 register once, do so after the INTTPnCC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because the timing of transferring data from the TPnCCRm register to the CCRm buffer register conflicts with writing the TPnCCRm register.

Remark n = 0 to 3 m = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TPnCCR1 register to 0000H. If the set value of the TPnCCR0 register is FFFFH, the INTTPnCC1 signal is generated periodically.


Count clock		,		
16-bit counter	FFF 0000	$D_0 - 1$	0000 0001	$\sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{i$
TPnCE bit		, ,		,
TPnCCR0 register		}	Do	
TPnCCR1 register	0000H	}	0000H	0000H
INTTPnCC0 signal		<u>.</u>	<u> </u>	ζ γ
INTTPnCC1 signal		<u>,</u>		,,
TOPn1 pin output	<u> </u>	<u> </u>		· · · · · · · · · · · · · · · · · · ·
Remark n	= 0 to 3			

To output a 100% waveform, set a value of (set value of TPnCCR0 register + 1) to the TPnCCR1 register. If the set value of the TPnCCR0 register is FFFFH, 100% output cannot be produced.


Count clock			
16-bit counter	FFFF 0000	$D_0 - 1$ D_0 0000 0001	$\frac{1}{100} \sum_{i=1}^{100} \sum_{i$
TPnCE bit		, ,	
TPnCCR0 register	D	Do	55
TPnCCR1 register	D_0 + 1	D0 + 1	D0 + 1
INTTPnCC0 signal	(,	<u>،</u>
INTTPnCC1 signal		ş	<u></u>
TOPn1 pin output		5) }
Remark n	u = 0 to 3		

(c) Conflict between trigger detection and match with TPnCCR1 register

If the trigger is detected immediately after the INTTPnCC1 signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOPn1 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTPnCC1 signal is generated, the INTTPnCC1 signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOPn1 pin remains active. Consequently, the active period of the PWM waveform is extended.




(d) Conflict between trigger detection and match with TPnCCR0 register

If the trigger is detected immediately after the INTTPnCC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOPn1 pin is extended by time from generation of the INTTPnCC0 signal to trigger detection.




If the trigger is detected immediately before the INTTPnCC0 signal is generated, the INTTPnCC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOPn1 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



(e) Generation timing of compare match interrupt request signal (INTTPnCC1)

The timing of generation of the INTTPnCC1 signal in the external trigger pulse output mode differs from the timing of other INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPnCCR1 register.



Usually, the INTTPnCC1 signal is generated in synchronization with the next count up, after the count value of the 16-bit counter matches the value of the TPnCCR1 register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOPn1 pin.

6.5.4 One-shot pulse output mode (TPnMD2 to TPnMD0 bits = 011)

In the one-shot pulse output mode, 16-bit timer/event counter P waits for a trigger when the TPnCTL0.TPnCE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter P starts counting, and outputs a one-shot pulse from the TOPn1 pin.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOPn0 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).




Figure 6-20. Configuration in One-Shot Pulse Output Mode




Figure 6-21. Basic Timing in One-Shot Pulse Output Mode

When the TPnCE bit is set to 1, 16-bit timer/event counter P waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOPn1 pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.


The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TPnCCR1 register) \times Count clock cycle Active level width = (Set value of TPnCCR0 register – Set value of TPnCCR1 register + 1) \times Count clock cycle

The compare match interrupt request signal INTTPnCC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTPnCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input or setting the software trigger (TPnCTL1.TPnEST bit) to 1 is used as the trigger.

Remark n = 0 to 3 m = 0, 1






Figure 6-22. Setting of Registers in One-Shot Pulse Output Mode (2/2)

					TPnEES1	TPnEES0	TPnETS1	TPnETS)
OC2	0	0	0	0	0/1	0/1	0/1	0/1	
									-
									Select valid edge of external trigger input
									Select valid edge of external event count input
(0)				• •	TPnCNT)	adina tha		- register	
. ,	The value TMPn caj	of the 16	-bit count npare reg	er can be jisters 0 a	read by re and 1 (TP	nCCR0 ar	nd TPnC(CR1)	ctive level width and outo
. ,	The value TMPn caj If Do is se	of the 16 oture/con	-bit counte npare reg PnCCR0	er can be jisters 0 a register a	read by re and 1 (TP	n CCR0 ar the TPnC	nd TPnC(CR1)	ctive level width and outp
. ,	The value TMPn caj If D₀ is se delay peri	of the 16 oture/con et to the T od of the	-bit count npare reg PnCCR0 one-shot	er can be jisters 0 a register a pulse are	read by read by read by read by read by read and 1 (TP) and D1 to 1	n CCR0 a r he TPnC	nd TPnC(CR1)	ctive level width and outp
. ,	The value TMPn caj If D₀ is se delay peri	of the 16 oture/con et to the T od of the el width =	-bit countern npare reg PnCCR0 one-shot (D1 – D0 -	er can be jisters 0 a register a pulse are + 1) × Co	read by read by read by read by read and $1 (TP)$ and D_1 to the as follows out clock c	n CCR0 a r he TPnC	nd TPnC(CR1)	ctive level width and outp

(1) Operation flow in one-shot pulse output mode





Figure 6-23. Software Processing Flow in One-Shot Pulse Output Mode

(2) Operation timing in one-shot pulse output mode

(a) Note on rewriting TPnCCRm register

To change the set value of the TPnCCRm register to a smaller value, stop counting once, and then change the set value.

If the value of the TPnCCRm register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




When the TPnCCR0 register is rewritten from D_{00} to D_{01} and the TPnCCR1 register from D_{10} to D_{11} where $D_{00} > D_{01}$ and $D_{10} > D_{11}$, if the TPnCCR1 register is rewritten when the count value of the 16-bit counter is greater than D_{11} and less than D_{10} and if the TPnCCR0 register is rewritten when the count value is greater than D_{01} and less than D_{00} , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches D_{11} , the counter generates the INTTPnCC1 signal and asserts the TOPn1 pin. When the count value matches D_{01} , the counter generates the INTTPnCC0 signal, deasserts the TOPn1 pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

Remark n = 0 to 3m = 0, 1

(b) Generation timing of compare match interrupt request signal (INTTPnCC1)

The generation timing of the INTTPnCC1 signal in the one-shot pulse output mode is different from other INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPnCCR1 register.



Usually, the INTTPnCC1 signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TPnCCR1 register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOPn1 pin.

Remark n = 0 to 3

6.5.5 PWM output mode (TPnMD2 to TPnMD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOPn1 pin when the TPnCTL0.TPnCE bit is set to 1. In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOPn0 pin.




Figure 6-24. Configuration in PWM Output Mode




Figure 6-25. Basic Timing in PWM Output Mode

When the TPnCE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a PWM waveform from the TOPn1 pin.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TPnCCR1 register) × Count clock cycle Cycle = (Set value of TPnCCR0 register + 1) × Count clock cycle Duty factor = (Set value of TPnCCR1 register)/(Set value of TPnCCR0 register + 1)

The PWM waveform can be changed by rewriting the TPnCCRm register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTPnCC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTPnCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TPnCCRm register is transferred to the CCRm buffer register when the count value of the 16bit counter matches the value of the CCRm buffer register and the 16-bit counter is cleared to 0000H.

Remark n = 0 to 3, m = 0, 1

Figure 6-26. Setting of Registers in PWM Output Mode (1/2)




Figure 6-26. Register Setting in PWM Output Mode (2/2)

(d)	TMPn I/O	control r	egister 2	(TPnIOC	:2)				
					TPnEES1	TPnEES0	TPnETS1	TPnETS0)
TPnIOC2	0	0	0	0	0/1	0/1	0	0	
									Select valid edge of external event count input.
(f)	The value TMPn cap	oture/con	-bit counte	er can be	read by re and 1 (TP	nCCR0 ai	nd TPnCC	CR1)	
				•	and D1 to	the TPnC	CR1 regi	ster, the c	cycle and active level of the
	PWM wav	eform are	as follow	S.					
	Cycle =	(D ₀ + 1) >	Count cl	ock cycle					
	•	evel width		•					
	Remarks		in the PW	-		IOC1) an	d TMPn (option reç	gister 0 (TPnOPT0) are not

(1) Operation flow in PWM output mode




Figure 6-27. Software Processing Flow in PWM Output Mode (1/2)





Figure 6-27. Software Processing Flow in PWM Output Mode (2/2)

(2) PWM output mode operation timing

(a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TPnCCR1 register last. Rewrite the TPnCCRm register after writing the TPnCCR1 register after the INTTPnCC1 signal is detected.



To transfer data from the TPnCCRm register to the CCRm buffer register, the TPnCCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TPnCCR0 register and then set the active level to the TPnCCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TPnCCR0 register, and then write the same value to the TPnCCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TPnCCR1 register has to be set.

After data is written to the TPnCCR1 register, the value written to the TPnCCRm register is transferred to the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TPnCCR0 or TPnCCR1 register again after writing the TPnCCR1 register once, do so after the INTTPnCC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because the timing of transferring data from the TPnCCRm register to the CCRm buffer register conflicts with writing the TPnCCRm register.

Remark n = 0 to 3, m = 0, 1

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TPnCCR1 register to 0000H. If the set value of the TPnCCR0 register is FFFFH, the INTTPnCC1 signal is generated periodically.


Count clock			
16-bit counter	FFFF 0000	$D_{00} = 1 D_{00} 0000 0001 $	$\sum_{i=1}^{2} \sum_{i=1}^{2} \sum_{j=1}^{2} \sum_{i=1}^{2} \sum_{i$
TPnCE bit) .	
TPnCCR0 register	Doo	Doo	Doo
TPnCCR1 register	0000H	0000H	0000H
INTTPnCC0 signal		<u>ر</u>	,
INTTPnCC1 signal		, <u>, </u>	,
TOPn1 pin output		\}	<u>۱</u>
Remark n	= 0 to 3		

To output a 100% waveform, set a value of (set value of TPnCCR0 register + 1) to the TPnCCR1 register. If the set value of the TPnCCR0 register is FFFFH, 100% output cannot be produced.

Count clock			
16-bit counter		$\sqrt{D_{00}-1}$ D_{00} $\sqrt{0000}$ $\sqrt{0001}$	$D_{00} - 1 D_{00} 0000 $
TPnCE bit		;	,
TPnCCR0 register	 	Doo (Doo
TPnCCR1 register	Doo + 1	Doo + 1	Doo + 1
INTTPnCC0 signal		,,	,
INTTPnCC1 signal		<u>ر</u>	<u>, </u>
TOPn1 pin output		<u>,</u>	<u>}</u>
Remark n	= 0 to 3		

(c) Generation timing of compare match interrupt request signal (INTTPnCC1)

The timing of generation of the INTTPnCC1 signal in the PWM output mode differs from the timing of other INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPnCCR1 register.




Usually, the INTTPnCC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TPnCCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOPn1 pin.

6.5.6 Free-running timer mode (TPnMD2 to TPnMD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter P starts counting when the TPnCTL0.TPnCE bit is set to 1. At this time, the TPnCCRm register can be used as a compare register or a capture register, depending on the setting of the TPnOPT0.TPnCCS0 and TPnOPT0.TPnCCS1 bits.





When the TPnCE bit is set to 1, 16-bit timer/event counter P starts counting, and the output signals of the TOPn0 and TOPn1 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TPnCCRm register, a compare match interrupt request signal (INTTPnCCm) is generated, and the output signal of the TOPnm pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTPnOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TPnCCRm register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 6-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TPnCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPnm pin is detected, the count value of the 16-bit counter is stored in the TPnCCRm register, and a capture interrupt request signal (INTTPnCCm) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTPnOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.






Figure 6-30. Basic Timing in Free-Running Timer Mode (Capture Function)









- (1) Operation flow in free-running timer mode
 - (a) When using capture/compare register as compare register






Figure 6-32. Software Processing Flow in Free-Running Timer Mode (Compare Function) (1/2)





(b) When using capture/compare register as capture register





Figure 6-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)


Figure 6-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (2/2)



(2) Operation timing in free-running timer mode

(a) Interval operation with compare register

When 16-bit timer/event counter P is used as an interval timer with the TPnCCRm register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTPnCCm signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one channel.

To perform the interval operation, the value of the corresponding TPnCCRm register must be re-set in the interrupt servicing that is executed when the INTTPnCCm signal is detected.

The set value for re-setting the TPnCCRm register can be calculated by the following expression, where "Dm" is the interval period.

Compare register default value: Dm - 1


Value set to compare register second and subsequent time: Previous set value + D_m (If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the

register.)

Remark n = 0 to 3m = 0, 1

(b) Pulse width measurement with capture register

When pulse width measurement is performed with the TPnCCRm register used as a capture register, software processing is necessary for reading the capture register each time the INTTPnCCm signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, two pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TPnCCRm register in synchronization with the INTTPnCCm signal, and calculating the difference between the read value and the previously read value.

Remark n = 0 to 3m = 0, 1

(c) Processing of overflow when two capture registers are used


Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.




When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.

Use software when using two capture registers. An example of how to use software is shown below.









(d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



(e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TPnOVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TPnOPT0 register. To accurately detect an overflow, read the TPnOVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TPnOVF bit)	Overflow set signal 0 write signal Register access signal Read Overflow flag (TPnOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Remark n = 0 to 3	(TPnOVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

6.5.7 Pulse width measurement mode (TPnMD2 to TPnMD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter P starts counting when the TPnCTL0.TPnCE bit is set to 1. Each time the valid edge input to the TIPnm pin has been detected, the count value of the 16-bit counter is stored in the TPnCCRm register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TPnCCRm register after a capture interrupt request signal (INTTPnCCm) occurs.

Select either the TIPn0 or TIPn1 pin as the capture trigger input pin. Specify "No edge detected" by using the TPnIOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIPn1 pin because the external clock is fixed to the TIPn0 pin. At this time, clear the TPnIOC1.TPnIS1 and TPnIOC1.TPnIS0 bits to 00 (capture trigger input (TIPn0 pin): No edge detected).




Figure 6-34. Configuration in Pulse Width Measurement Mode




Figure 6-35. Basic Timing in Pulse Width Measurement Mode

When the TPnCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPnm pin is later detected, the count value of the 16-bit counter is stored in the TPnCCRm register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTPnCCm) is generated.

The pulse width is calculated as follows.

Pulse width = Captured value × Count clock cycle

If the valid edge is not input to the TIPnm pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTPnOV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TPnOPT0.TPnOVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

Pulse width = (10000H × TPnOVF bit set (1) count + Captured value) × Count clock cycle

Remark n = 0 to 3m = 0, 1






Figure 6-36.	Register Setting	g in Pulse Width Measurement Mode (2/2)

(e) TMPn option register 0 (TPnOPT0)									
			TPnCCS1	TPnCCS0				TPnOVF	
TPnOPT0	0	0	0	0	0	0	0	0/1	
								Ove	erflow flag
		nter read			-	ading the	TPnCNT	register.	
Т	(g) TMPn capture/compare registers 0 and 1 (TPnCCR0 and TPnCCR1) These registers store the count value of the 16-bit counter when the valid edge input to the TIPnm pin is detected.								
F	Remarks	 TMPn n = 0 i m = 0; 	to 3	ol register	0 (TPnIC	0C0) is no	t used in [.]	the pulse widtl	h measurement mode.

(1) Operation flow in pulse width measurement mode




Figure 6-37. Software Processing Flow in Pulse Width Measurement Mode

(2) Operation timing in pulse width measurement mode

(a) Clearing overflow flag

Г

The overflow flag can be cleared to 0 by clearing the TPnOVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TPnOPT0 register. To accurately detect an overflow, read the TPnOVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TPnOVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TPnOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflowset signal	Overflowset signal
0 write signal	0 write signal
Overflow flag (TPnOVF bit)	Register Read Write
	Overflow flag (TPnOVF bit)
Remark n = 0 to 3	

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

6.5.8 Timer output operations

The following table shows the operations and output levels of the TOPn0 and TOPn1 pins.

Operation Mode	TOPn1 Pin	TOPn0 Pin
Interval timer mode	Square wave output	
External event count mode	Square wave output	-
External trigger pulse output mode	External trigger pulse output	Square wave output
One-shot pulse output mode	One-shot pulse output	
PWM output mode	PWM output	
Free-running timer mode	Square wave output (only when compare function is used)	
Pulse width measurement mode		-

Table 6-4. Timer Output Control in Each Mode

Remark n = 0 to 3

Table 6-5. Truth Table of TOPn0 and TOPn1 Pins Under Control of Timer Output Control Bits

TPnIOC0.TPnOLm Bit	TPnIOC0.TPnOEm Bit	TPnCTL0.TPnCE Bit	Level of TOPnm Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

Remark n = 0 to 3

m = 0, 1

6.6 Timer Tuned Operation Function

www.DataSheet4U.com

Timer P and timer Q have a timer tuned operation function. The timers that can be synchronized are listed in Table 6-6.

Master Timer	Slave	Timer
TMP0	TMP1	-
TMP2	TMP3	TMQ0

Table 6-6. Tuned Operation Mode of Timers

- Cautions 1. The tuned operation mode is enabled or disabled by the TPmCTL1.TPmSYE and TQ0CTL1.TQ0SYE bits. For TMP2, either or both TMP3 and TMQ0 can be specified as slaves.
 - 2. Set the tuned operation mode using the following procedure.
 - <1> Set the TPmCTL1.TPmSYE and TQ0CTL1.TQ0SYE bits of the slave timer to enable the tuned operation.

Set the TPmCTL1.TPmMD2 to TPmCTL1.TPmMD0 and TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits of the slave timer to the free-running mode.

- <2> Set the timer mode by using the TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 bits. At this time, do not set the TPnCTL1.TPnSYE bit of the master timer.
- <3> Set the compare register value of the master and slave timers.
- <4> Set the TPmCTL0.TPmCE and TQ0CTL0.TQ0CE bits of the slave timer to enable operation on the internal operating clock.
- <5> Set the TPnCTL0.TPnCE bit of the master timer to enable operation on the internal operating clock.

Remark m = 1, 3 n = 0, 2

Tables 6-7 and 6-8 show the timer modes that can be used in the tuned operation mode ($\sqrt{:}$ Settable, \times : Not settable).

Master Timer	Free-Running Mode	PWM Mode	Triangular Wave PWM Mode
TMP0	\checkmark	\checkmark	×
TMP2	\checkmark	\checkmark	×

Table 6-7. Timer Modes Usable in Tuned Operation Mode

Tuned	Timer	Pin	Free-Running Mode		PWM Mode		Triangular Wave PWM Mode	
Channel			Tuning OFF	Tuning ON	Tuning OFF	Tuning ON	Tuning OFF	Tuning ON
Ch0	TMP0	TOP00	PPG	\leftarrow	Toggle	\leftarrow	N/A	\leftarrow
	(master)	TOP01	PPG	\leftarrow	PWM	\leftarrow	N/A	\leftarrow
	TMP1	TOP10	PGP	\leftarrow	Toggle	PWM	N/A	\leftarrow
	(slave)	TOP11	PPG	\leftarrow	PWM	\leftarrow	N/A	\leftarrow
Ch1	TMP2	TOP20	PPG	\leftarrow	Toggle	PWM	N/A	\leftarrow
	(master)	TOP21	PPG	\leftarrow	PWM	\leftarrow	N/A	\leftarrow
	TMP3	TOP30	PPG	\leftarrow	Toggle	PWM	N/A	\leftarrow
	(slave)	TOP31	PPG	\leftarrow	PWM	\leftarrow	N/A	\leftarrow
	TMQ0	TOQ00	PPG	\leftarrow	Toggle	PWM	Toggle	N/A
	(slave)	TOQ01 to TOQ03	PPG	\leftarrow	PWM	\leftarrow	Triangular wave PWM	N/A

Table 6-8. Timer Output Functions

Remark The timing of transmitting data from the compare register of the master timer to the compare register of the slave timer is as follows.

PPG:

CPU write timing

Toggle, PWM, triangular wave PWM: Timing at which timer counter and compare register match TOPn0 and TOQ00 (n = 0 to 3)




Figure 6-38. Tuned Operation Image (TMP2, TMP3, TMQ0)




Figure 6-39. Basic Operation Timing of Tuned PWM Function (TMP2, TMP3, TMQ0)

6.7 Selector Function

In the V850ES/HE2, the alternate-function pins of port and peripheral I/O (TMP, TMM0, or UARTA) can be used to select the capture trigger input of TMP.

By using this function, the following is possible.

- The TIP10 and TIP11 input signals of TMP1 can be selected from the port/timer alternate-function pins (TIP10 and TIP11 pins) and the UARTA reception alternate-function pins (RXDA0 and RXDA1).
 - → When the RXDA0 or RXDA1 signal of UARTA0 or UARTA1 is selected, the baud rate error of the UARTA LIN reception transfer can be calculated.
- The TIP01 input signal of TMP0 can be selected from the port/timer alternate-function pin (TIP01 pin) and the INTTM0EQ0 signal of TMM0.
 - Cautions 1. When using the selector function, set the capture trigger input of TMP before connecting the timer.
 - 2. When setting the selector function, first disable the peripheral I/O to be connected (TMP, TMM0, or UARTA).

The capture input for the selector function is specified by the following register.

(1) Selector operation control register 0 (SELCNT0)


The SELCNT0 register is an 8-bit register that selects the capture trigger for TMP0, TMP1, and TMP3. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After res	set: 00H	R/W	Address: F	FFFF308F	ł				
	7	6	5	4	3	2	1	0	
SELCNT0	0	0	0	ISEL04	ISEL03	ISEL02	0	0	
	r								
	ISEL04		Se	lection of T	IP11 input	signal (TMI	P1)		
	0	TIP11 pin	input						
	1	RXDA1 p	in input						
							24)		
	ISEL03			lection of I	IP10 input	signal (TMI	-1)		
	0	TIP10 pin	•						
	1	RXDA0 p	in input						
	ISEL02 ^{Note}		Se	lection of T	IP01 input	signal (TMI	P0)		
	0	TIP01 pin	input						
	1	INTTMOE	Q0 interrup	ot of TMM0					
	fo	llowing co			-		TP01 inț	put signal	under the
	Caution		the ISEL0 input mo		_04 bits t	to 1, set t	he corre	esponding	pin in the

6.8 Cautions

(1) Capture operation

When the capture operation is used and a slow clock is selected as the count clock, FFFFH, not 0000H, may be captured in the TPnCCR0 and TPnCCR1 registers if the capture trigger is input immediately after the TPnCE bit is set to 1.



CHAPTER 7 16-BIT TIMER/EVENT COUNTER Q (TMQ)

Timer Q (TMQ) is a 16-bit timer/event counter. The V850ES/HE2 incorporates TMQ0.

7.1 Overview

An outline of TMQ0 is shown below.

- Clock selection: 8 ways
- Capture/trigger input pins: 4
- External event count input pins: 1
- External trigger input pins: 1
- Timer/counters: 1
- Capture/compare registers: 4
- Capture/compare match interrupt request signals: 4
- Timer output pins: 4

7.2 Functions

TMQ0 has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- Pulse width measurement
- Triangular wave PWM output
- Timer tuned operation function

7.3 Configuration

TMQ0 includes the following hardware.

Table 7-1.	Configuration	of TMQ0
------------	---------------	---------

Item	Configuration
Timer register	16-bit counter
Registers	TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3) TMQ0 counter read buffer register (TQ0CNT) CCR0 to CCR3 buffer registers
Timer inputs	4 (TIQ00 ^{Note 1} to TIQ03 pins)
Timer outputs	4 (TOQ00 to TOQ03 pins)
Control registers ^{Note 2}	TMQ0 control registers 0, 1 (TQ0CTL0, TQ0CTL1) TMQ0 I/O control registers 0 to 2 (TQ0IOC0 to TQ0IOC2) TMQ0 option register 0 (TQ0OPT0)

- **Notes 1.** The TIQ00 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.
 - 2. When using the functions of the TIQ00 to TIQ03 and TOQ00 to TOQ03 pins, refer to Table 4-15 Using Port Pin as Alternate-Function Pin.




Figure 7-1. Block Diagram of TMQ0

www.DataSheet4U.com

(1) 16-bit counter

www.DataSheet4U.com

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TQ0CNT register.

When the TQ0CTL0.TQ0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TQ0CNT register is read at this time, 0000H is read.

Reset sets the TQ0CE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR0 register is used as a compare register, the value written to the TQ0CCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTQ0CC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TQ0CCR0 register is cleared to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR1 register is used as a compare register, the value written to the TQ0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTQ0CC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TQ0CCR1 register is cleared to 0000H.

(4) CCR2 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR2 register is used as a compare register, the value written to the TQ0CCR2 register is transferred to the CCR2 buffer register. When the count value of the 16-bit counter matches the value of the CCR2 buffer register, a compare match interrupt request signal (INTTQ0CC2) is generated.

The CCR2 buffer register cannot be read or written directly.

The CCR2 buffer register is cleared to 0000H after reset, as the TQ0CCR2 register is cleared to 0000H.

(5) CCR3 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR3 register is used as a compare register, the value written to the TQ0CCR3 register is transferred to the CCR3 buffer register. When the count value of the 16-bit counter matches the value of the CCR3 buffer register, a compare match interrupt request signal (INTTQ0CC3) is generated.

The CCR3 buffer register cannot be read or written directly.

The CCR3 buffer register is cleared to 0000H after reset, as the TQ0CCR3 register is cleared to 0000H.

(6) Edge detector

This circuit detects the valid edges input to the TIQ00 and TIQ03 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TQ0IOC1 and TQ0IOC2 registers.

(7) Output controller

This circuit controls the output of the TOQ00 to TOQ03 pins. The output controller is controlled by the TQ0IOC0 register.

(8) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

7.4 Registers

www.DataSheet4U.com

The registers that control TMQ0 are as follows.

- TMQ0 control register 0 (TQ0CTL0)
- TMQ0 control register 1 (TQ0CTL1)
- TMQ0 I/O control register 0 (TQ0IOC0)
- TMQ0 I/O control register 1 (TQ0IOC1)
- TMQ0 I/O control register 2 (TQ0IOC2)
- TMQ0 option register 0 (TQ0OPT0)
- TMQ0 capture/compare register 0 (TQ0CCR0)
- TMQ0 capture/compare register 1 (TQ0CCR1)
- TMQ0 capture/compare register 2 (TQ0CCR2)
- TMQ0 capture/compare register 3 (TQ0CCR3)
- TMQ0 counter read buffer register (TQ0CNT)
- Remark When using the functions of the TIQ00 to TIQ03 and TOQ00 to TOQ03 pins, refer to Table 4-15 Using Port Pin as Alternate-Function Pin.

(1) TMQ0 control register 0 (TQ0CTL0)

The TQ0CTL0 register is an 8-bit register that controls the operation of TMQ0.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TQ0CTL0 register by software.

After res	et: 00H	R/W	Address:	FFFFF540	н			
	7	6	5	4	3	2	1	0
TQ0CTL0	TQ0CE	0	0	0	0	TQ0CKS2	TQ0CKS1	TQ0CKS0
								<u> </u>
	TQ0CE			TMQ0 o	peratio	n control		
	0	TMQ0 ope	eration disal	bled (TMQ0	reset a	synchronous	ly ^{Note}).	
	1	TMQ0 ope	eration enat	oled. TMQ0	operati	on started.		
	TQ0CKS2	TQ0CKS1	TQ0CKS0		Interna	al count clock	selection	
	0	0	0	fxx				
	0	0	1	fxx/2				
	0	1	0	fxx/4				
	0	1	1	fxx/8				
	1	0	0	fxx/16				
	1	0	1	fxx/32				
	1	1	0	fxx/64				
	1	1	1	fxx/128				
		1. Set t Whe TQ00	he TQ0Ck n the va CKS2 to T	(S2 to TQ0 lue of the	CKS0 TQ0 its ca	bits when CE bit is n be set sir	the TQ00 changed	d from 0 to 1, the
	Remark	fxx: Main	n clock fre	quency				

(2) TMQ0 control register 1 (TQ0CTL1)

The TQ0CTL1 register is an 8-bit register that controls the operation of TMQ0. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
TQ0CTL1	TQ0SYE	TQ0EST	TQ0EEE	0	0	TQ0MD2	TQ0MD1	TQ0MD0
		1						
	TQ0SYE			•		enable con		
	0	· ·		`	,	ous operatio	,	
	1					lave operation		ster timer.
		Mas	ter timer		Slave	timer		
		۲ – T	TMP2	TMF	' 3	TMQ0		
		For the tu Function		on mode, s	ee 7.6 T	imer Tuned	Operatio	n
		I						
	TQ0EST			Softwa	re trigge	r control		
	0				-			
	1	 In one-s 		utput mode	: A one-s 1 to the mode: A	er input. shot pulse is e TQ0EST bi A PWM wave writing 1 to th he trigger.	t as the tri eform is ou	gger. utput with
	Cautions	mod to th		shot puls Inored.	e outpi	in the ex ut mode.		

(2/2)

TQ0EEE	Count clock selection
0	Disable operation with external event count input. (Perform counting with the count clock selected by the TQ0CTL0.TQ0CK0 to TQ0CK2 bits.)
1	Enable operation with external event count input. (Perform counting at the valid edge of the external event count input signal.)
	EEE bit selects whether counting is performed with the internal count clock id edge of the external event count input.

FQ0MD2	TQ0MD1	TQ0MD0	Timer mode selection
0	0	0	Interval timer mode
0	0	1	External event count mode
0	1	0	External trigger pulse output mode
0	1	1	One-shot pulse output mode
1	0	0	PWM output mode
1	0	1	Free-running timer mode
1	1	0	Pulse width measurement mode
1	1	1	Triangular wave PWM mode
	0 0 0 0	0 0 0 0 0 1	0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 0 1

Cautions 1. External event count input is selected in the external event count mode regardless of the value of the TQ0EEE bit.

Set the TQ0EEE and TQ0MD2 to TQ0MD0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) The operation is not guaranteed when rewriting is performed with the TQ0CE bit = 1. If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and then set the bits again.

(3) TMQ0 I/O control register 0 (TQ0IOC0)

The TQ0IOC0 register is an 8-bit register that controls the timer output (TOQ00 to TOQ03 pins). This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

R/W After reset: 00H Address: FFFFF542H 5 7 6 4 3 2 1 0 TQ0IOC0 TQ0OL3 TQ0OE3 TQ0OL2 TQ0OE2 TQ0OL1 TQ0OE1 TQ0OL0 TQ0OE0 TQ0OLm TOQ0m pin output level setting (m = 0 to 3)0 TOQ0m pin output inversion disabled 1 TOQ0m pin output inversion enabled TQ0OEm TOQ0m pin output setting (m = 0 to 3)0 Timer output disabled • When TQ0OLm bit = 0: Low level is output from the TOQ0m pin • When TQ0OLm bit = 1: High level is output from the TOQ0m pin Timer output enabled (A square wave is output from the TOQ0m pin). 1 Cautions 1. Rewrite the TQ0OLm and TQ0OEm bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and then set the bits again. 2. Even if the TQ0OLm bit is manipulated when the TQ0CE and TQ00Em bits are 0, the TOQ0m pin output level varies. **Remark** m = 0 to 3

(4) TMQ0 I/O control register 1 (TQ0IOC1)

The TQ0IOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIQ00 to TIQ03 pins).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
TQ0IOC1	TQ0IS7	TQ0IS6	TQ0IS5	TQ0IS4	TQ0IS3	TQ0IS2	TQ0IS1	TQ0IS0
	TQ0IS7	TQ0IS6	Capture	trigger inp	out signal (1	FIQ03 pin)	valid edge	setting
	0	0	No edge o	letection (d	apture ope	eration inva	ılid)	
	0	1	Detection	of rising e	dge			
	1	0	Detection	of falling e	dge			
	1	1	Detection	of both ed	ges			
			1					
	TQ0IS5	TQ0IS4	Capture t	rigger inpu	it signal (TI	Q02 pin) v	alid edge o	detection
	0	0	No edge o	letection (o	apture ope	eration inva	ılid)	
	0	1	Detection	of rising e	dge			
	1	0	Detection	of falling e	dge			
	1	1	Detection	of both ed	ges			
			1					
	TQ0IS3	TQ0IS2	Capture	trigger inp	out signal (1	FIQ01 pin)	valid edge	setting
	0	0	No edge o	letection (c	apture ope	eration inva	ılid)	
	0	1		of rising e	-			
	1	0	Detection	of falling e	dge			
	1	1	Detection	of both ed	ges			
	TQ0IS1	TQ0IS0	Capture	trigger inp	out signal (1	FIQ00 pin)	valid edge	setting
	0	0	No edge o	letection (d	apture ope	eration inva	ılid)	
	0	1	Detection	of rising e	dge			
	1	0	Detection	of falling e	dge			
	1	1	Detection	of both ed	ges			
	Cautions	TQ0 whe perf agai 2. The runr	CTL0.TQ0 n the TQ ormed, clo	CE bit = 0CE bit ear the T to TQ0IS r mode a	0. (The = 1.) If QOCE bit GO bits a and the	rewritin t to 0 and re valid pulse wi	lue can l g was n d then se only in idth mea	nistakenly et the bits the free isuremen

(5) TMQ0 I/O control register 2 (TQ0IOC2)

The TQ0IOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIQ00 pin) and external trigger input signal (TIQ00 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	7	6	5	4	3		2	1	0
TQ0IOC2	0	0	0	0	TQ0EES	51 TQC	EES0	rq0ets1	TQ0ETS0
			1						
	TQ0EES1	TQ0EES0	External ev	vent cour	nt input sig	nal (TI	Q00 pin) valid ed	lge setting
	0	0	No edge o	detection	(external e	event c	ount inv	/alid)	
	0	1	Detection	0	0				
	1	0	Detection		•				
	1	1	Detection	of both e	dges				
	TQ0ETS1	TQ0ETS0	Externa	l trigger i	nput signal	(TIQ0	0 pin) v	alid edge	setting
	0	0	No edge o	detection	(external t	rigger	invalid)		
	0	1	Detection	of rising	edge				
	1	0	Detection	of falling	anha				
	-			or running	cuge				
	1	1 5 1. Rew	Detection	of both e	edges	S0, T	Q0ETS	S1, and	TQ0ETS0
	1	s 1. Rew bits can mist set t 2. The TQ0 cou	Detection	of both e TQ0EES TQ0C n when erforme gain. 1 and T DEEE b TQ0CTI	1, TQ0EE TL0.TQ00 the TQ0 d, clear 1 Q0EES0 it = 1 c	CE bit CE bi he T(bits a r wh	: = 0. t = 1.) QOCE are val en the	(The sa If rewr bit to 0 id only e extern	ime value riting was and then when the nal event

(6) TMQ0 option register 0 (TQ0OPT0)

The TQ0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

R/W After reset: 00H Address: FFFFF545H 7 6 5 4 3 2 0 1 TQ0OPT0 TQ0CCS3 TQ0CCS2 TQ0CCS1 TQ0CCS0 TQ00VF 0 0 0 TQ0CCSm TQ0CCRm register capture/compare selection 0 Compare register selected 1 Capture register selected The TQ0CCSm bit setting is valid only in the free-running timer mode. **TQ00VF** TMQ0 overflow detection Set (1) Overflow occurred Reset (0) TQ0OVF bit 0 written or TQ0CTL0.TQ0CE bit = 0 • The TQ0OVF bit is set to 1 when the 16-bit counter count value overflows from FFFFH to 0000H in the free-running timer mode or the pulse width measurement mode. • An interrupt request signal (INTTQ0OV) is generated at the same time that the TQ0OVF bit is set to 1. The INTTQ0OV signal is not generated in modes other than the free-running timer mode and the pulse width measurement mode. • The TQ0OVF bit is not cleared even when the TQ0OVF bit or the TQ0OPT0 register are read when the TQ0OVF bit = 1. • The TQ0OVF bit can be both read and written, but the TQ0OVF bit cannot be set to 1 by software. Writing 1 has no influence on the operation of TMQ0. Cautions 1. Rewrite the TQ0CCS3 to TQ0CCS0 bits when the TQ0CTL0.TQ0CE bit = 0. (The same value can be written when the TQ0CE bit = 1.) If rewriting was mistakenly performed, clear the TQ0CE bit to 0 and then set the bits again. 2. Be sure to clear bits 1 to 3 to "0". Remark m = 0 to 3

(7) TMQ0 capture/compare register 0 (TQ0CCR0)

The TQ0CCR0 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TQ0OPT0.TQ0CCS0 bit. In the pulse width measurement mode, the TQ0CCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TQ0CCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TQ0CCR0 register is prohibited in the following statuses. For details, refer to 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

After res	After reset: 0000H		R/W Address:				: F	FFFF	546⊢	I						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TQ0CCR0																

(a) Function as compare register

The TQ0CCR0 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

The set value of the TQ0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTQ0CC0) is generated. If TOQ00 pin output is enabled at this time, the output of the TOQ00 pin is inverted.

When the TQ0CCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, PWM output mode, or triangular wave PWM mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

(b) Function as capture register

When the TQ0CCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR0 register if the valid edge of the capture trigger input pin (TIQ00 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ00 pin) is detected.

Even if the capture operation and reading the TQ0CCR0 register conflict, the correct value of the TQ0CCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_
Triangular wave PWM mode	Compare register	Batch write

Table 7-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(8) TMQ0 capture/compare register 1 (TQ0CCR1)

The TQ0CCR1 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TQ0OPT0.TQ0CCS1 bit. In the pulse width measurement mode, the TQ0CCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TQ0CCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TQ0CCR1 register is prohibited in the following statuses. For details, refer to 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

After res	After reset: 0000H		R/W Address:					FFFF	548H							
T0000D4	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TQ0CCR1																

(a) Function as compare register

The TQ0CCR1 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

The set value of the TQ0CCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTQ0CC1) is generated. If TOQ01 pin output is enabled at this time, the output of the TOQ01 pin is inverted.

(b) Function as capture register

When the TQ0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR1 register if the valid edge of the capture trigger input pin (TIQ01 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ01 pin) is detected.

Even if the capture operation and reading the TQ0CCR1 register conflict, the correct value of the TQ0CCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_
Triangular wave PWM mode	Compare register	Batch write

Table 7-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(9) TMQ0 capture/compare register 2 (TQ0CCR2)

The TQ0CCR2 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TQ0OPT0.TQ0CCS2 bit. In the pulse width measurement mode, the TQ0CCR2 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TQ0CCR2 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TQ0CCR2 register is prohibited in the following statuses. For details, refer to 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

TOOCCR2	After res	set: 0	000H	F	R/W	Ad	dress	F	FFFF	54AH	ł						
	TQ0CCR2	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

(a) Function as compare register

The TQ0CCR2 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

The set value of the TQ0CCR2 register is transferred to the CCR2 buffer register. When the value of the 16-bit counter matches the value of the CCR2 buffer register, a compare match interrupt request signal (INTTQ0CC2) is generated. If TOQ02 pin output is enabled at this time, the output of the TOQ02 pin is inverted.

(b) Function as capture register

When the TQ0CCR2 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR2 register if the valid edge of the capture trigger input pin (TIQ02 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR2 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ02 pin) is detected.

Even if the capture operation and reading the TQ0CCR2 register conflict, the correct value of the TQ0CCR2 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_
Triangular wave PWM mode	Compare register	Batch write

Table 7-4. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(10) TMQ0 capture/compare register 3 (TQ0CCR3)

The TQ0CCR3 register can be used as a capture register or a compare register depending on the mode. This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TQ0OPT0.TQ0CCS3 bit. In the pulse width measurement mode, the TQ0CCR3 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TQ0CCR3 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

Caution Accessing the TQ0CCR3 register is prohibited in the following statuses. For details, refer to 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TQ0CCR3	After res	set: 0	000H	F	R/W	Ade	dress	: F	FFFF	54CH	ł						
TQ0CCR3		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TQ0CCR3																

(a) Function as compare register

The TQ0CCR3 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

The set value of the TQ0CCR3 register is transferred to the CCR3 buffer register. When the value of the 16-bit counter matches the value of the CCR3 buffer register, a compare match interrupt request signal (INTTQ0CC3) is generated. If TOQ03 pin output is enabled at this time, the output of the TOQ03 pin is inverted.

(b) Function as capture register

When the TQ0CCR3 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR3 register if the valid edge of the capture trigger input pin (TIQ03 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR3 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ03 pin) is detected.

Even if the capture operation and reading the TQ0CCR3 register conflict, the correct value of the TQ0CCR3 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_
Triangular wave PWM mode	Compare register	Batch write

Table 7-5. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

(11) TMQ0 counter read buffer register (TQ0CNT)

The TQ0CNT register is a read buffer register that can read the count value of the 16-bit counter.

If this register is read when the TQ0CTL0.TQ0CE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TQ0CNT register is cleared to 0000H when the TQ0CE bit = 0. If the TQ0CNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TQ0CNT register is cleared to 0000H after reset, as the TQ0CE bit is cleared to 0.

Caution Accessing the TQ0CNT register is prohibited in the following statuses. For details, refer to 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TQ0CNT Image: Constraint of the second s	After res	set: 0	000H	F	۲.	Addre	ess:	FFF	FF54	1EH							
	TQ0CNT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

(12) TIQ0m pin noise elimination control register (Q0mNFC)

The Q0mNFC register is an 8-bit register that sets the digital noise filter of the timer Q input pin for noise elimination.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	After reset:	00H R/M	V Addres	Q02NFC: F	FFFFB54H FFFFB58H	(TIQ00 pin) (TIQ01 pin) (TIQ02 pin) (TIQ03 pin)		
	7	6	5	4	3	2	1	0
Q0mNFC	0	NFSTS	0	0	0	NFC2	NFC1	NFC0
(m = 0 to 3)								
	NFSTS		Setting of	number of tir	nes of samp	ling by digital	noise filter	
	0	3 times						
	1	2 times						
	NFC2	NFC1	NFC0			Sampling cloc	:k	
	0	0	0	fxx				
	0	0	1	fxx/2				
	0	1	0	fxx/4				
	0	1	1	fxx/16				
	1	0	0	fxx/32				
	1	0	1	fxx/64				
	0	ther than abo	ve	Setting prof	nibited			
		register Therefor times o initializa	I input to is set is o re, set the f sampling ation time	the time utput with sampling (NFSTS)	^r input pi digital nois clock (NF by using g clock) ×	n (TIQ0m) se eliminate C2 to NFC(the Q0mN (Number c	ed.)) and the IFC registe	number o er, wait fo
		(Number of	times of sa	ampling – 1)	. Even no	ly eliminated ise with a w h the sampli	idth narrow	•

7.5 Operation

TMQ0 can perform the following operations.

Operation	TQ0CTL1.TQ0EST Bit (Software Trigger Bit)	TIQ00 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode ^{Note 1}	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output modeNote 2	Valid	Valid	Compare only	Batch write
One-shot pulse output mode ^{Note 2}	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode ^{Note 2}	Invalid	Invalid	Capture only	Not applicable
Triangular wave PWM mode	Invalid	Invalid	Compare only	Batch write

- **Notes 1.** To use the external event count mode, specify that the valid edge of the TIQ00 pin capture trigger input is not detected (by clearing the TQ0IOC1.TQ0IS1 and TQ0IOC1.TQ0IS0 bits to "00").
 - 2. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TQ0CTL1.TQ0EEE bit to 0).

7.5.1 Interval timer mode (TQ0MD2 to TQ0MD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTQ0CC0) is generated at the specified interval if the TQ0CTL0.TQ0CE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOQ00 pin.

Usually, the TQ0CCR1 to TQ0CCR3 registers are not used in the interval timer mode.







Figure 7-3. Basic Timing of Operation in Interval Timer Mode



When the TQ0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOQ00 pin is inverted. Additionally, the set value of the TQ0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOQ00 pin is inverted, and a compare match interrupt request signal (INTTQ0CC0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TQ0CCR0 register + 1) × Count clock cycle




Figure 7-4. Register Setting for Interval Timer Mode Operation (1/2)

2010C0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
								L	0: Disable TOQ00 pin output 1: Enable TOQ00 pin output
									Setting of output level with operation of TOQ00 pin disable 0: Low level 1: High level
									0: Disable TOQ01 pin output 1: Enable TOQ01 pin output
									Setting of output level with operation of TOQ01 pin disable 0: Low level 1: High level
									0: Disable TOQ02 pin output 1: Enable TOQ02 pin output
									Setting of output level with operation of TOQ02 pin disabl 0: Low level 1: High level
									0: Disable TOQ03 pin output 1: Enable TOQ03 pin output
									Setting of output level with operation of TOQ03 pin disabl 0: Low level 1: High level
(e)	By readin TMQ0 ca	ng the TQ	0CNT reg mpare re	gister, the o	(TQ0CNT count valu TQ0CCR(the interva	0)		unter ca	n be read.
	Interval =	= (D ₀ + 1)	imes Count c	lock cycle)				
	Usually, t value of t compare value of t	he TQ0C he TQ0C match in he 16-bit e, mask th	CR1 to TO CR1 to TO terrupt re counter m	QOCCR3 QOCCR3 I QUEST sign atches th	registers a nals (INT ne value o	are not u are transf TQ0CC1 f the CCF	sed in the erred to t to INTT R1 to CC	e interva he CCF Q0CCR R3 buffe	al timer mode. However, the se 11 to CCR3 buffer registers. The 3) is generated when the coun ar registers. rupt mask flags (TQ0CCMK1 to

Figure 7-4. Register Setting for Interval Timer Mode Operation (2/2)

(1) Interval timer mode operation flow





Figure 7-5. Software Processing Flow in Interval Timer Mode

(2) Interval timer mode operation timing


(a) Operation if TQ0CCR0 register is set to 0000H

If the TQ0CCR0 register is set to 0000H, the INTTQ0CC0 signal is generated at each count clock subsequent to the first count clock, and the output of the TOQ00 pin is inverted. The value of the 16-bit counter is always 0000H.



(b) Operation if TQ0CCR0 register is set to FFFFH


If the TQ0CCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTQ0CC0 signal is generated and the output of the TOQ00 pin is inverted. At this time, an overflow interrupt request signal (INTTQ0OV) is not generated, nor is the overflow flag (TQ00PT0.TQ00VF bit) set to 1.



(c) Notes on rewriting TQ0CCR0 register

To change the value of the TQ0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




If the value of the TQ0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TQ0CCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is D_2 .

Because the count value has already exceeded D₂, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D₂, the INTTQ0CC0 signal is generated and the output of the TOQ00 pin is inverted.

Therefore, the INTTQ0CC0 signal may not be generated at the interval time " $(D_1 + 1) \times$ Count clock cycle" or " $(D_2 + 1) \times$ Count clock cycle" originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times$ Count clock period".

(d) Operation of TQ0CCR1 to TQ0CCR3 registers







If the set value of the TQ0CCRk register is less than the set value of the TQ0CCR0 register, the INTTQ0CCk signal is generated once per cycle. At the same time, the output of the TOPQ0k pin is inverted.

The TOQ0k pin outputs a square wave with the same cycle as that output by the TOQ00 pin.


Remark k = 1 to 3





If the set value of the TQ0CCRk register is greater than the set value of the TQ0CCR0 register, the count value of the 16-bit counter does not match the value of the TQ0CCRk register. Consequently, the INTTQ0CCk signal is not generated, nor is the output of the TOQ0k pin changed.

Remark k = 1 to 3





7.5.2 External event count mode (TQ0MD2 to TQ0MD0 bits = 001)

In the external event count mode, the valid edge of the external event count input is counted when the TQ0CTL0.TQ0CE bit is set to 1, and an interrupt request signal (INTTQ0CC0) is generated each time the specified number of edges have been counted. The TOQ00 pin cannot be used.

Usually, the TQ0CCR1 to TQ0CCR3 registers are not used in the external event count mode.







Figure 7-10. Basic Timing in External Event Count Mode



When the TQ0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TQ0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTQ0CC0) is generated.

The INTTQ0CC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TQ0CCR0 register + 1) times.



(a) TI	/IQ0 cont	rol regist	er 0 (TQ0	CTL0)					
	TQ0CE					TQ0CKS2	TQ0CKS1	TQOCKSO)
TQ0CTL0	0/1	0	0	0	0	0	0	0	
									0: Stop counting 1: Enable counting
(b) TI	/IQ0 cont	rol regist	er 1 (TQ0	CTL1)					
	TQ0SYE	TQ0EST	TQ0EEE			TQ0MD2	TQ0MD1	TQ0MD0	
TQ0CTL1	0	0	0	0	0	0	0	1]
									0, 0, 1: External event count mode
(c) TI	MQ0 I/O c TQ0OL3 0) TQ0OL1 0	TQ0OE1	TQ0OL0	TQ0OE0 0	l
	0		Ũ		Ŭ	Ĵ	•		0: Disable TOQ00 pin output
									0: Disable TOQ01 pin output
									0: Disable TOQ02 pin output
									0: Disable TOQ03 pin output
(d) TI	(d) TMQ0 I/O control register 2 (TQ0IOC2) TQ0EES1 TQ0EES0 TQ0ETS1 TQ0ETS0								
TQ0IOC2	0	0	0	0	0/1	0/1	0	0	
(e) T	/IQ0 cour								Select valid edge of external event count input

Figure 7-11. Register Setting for Operation in External Event Count Mode (2/2)

(f) TMQ0 capture/compare register 0 (TQ0CCR0)


If D_0 is set to the TQ0CCR0 register, the counter is cleared and a compare match interrupt request signal (INTTQ0CC0) is generated when the number of external event counts reaches ($D_0 + 1$).

(g) TMQ0 capture/compare registers 1 to 3 (TQ0CCR1 to TQ0CCR3)

Usually, the TQ0CCR1 to TQ0CCR3 registers are not used in the external event count mode. However, the set value of the TQ0CCR1 to TQ0CCR3 registers are transferred to the CCR1 to CCR3 buffer registers. When the count value of the 16-bit counter matches the value of the CCR1 to CCR3 buffer registers, compare match interrupt request signals (INTTQ0CC1 to INTTQ0CC3) are generated. Therefore, mask the interrupt signal by using the interrupt mask flags (TQ0CCMK1 to TQ0CCMK3).

Remark The TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not used in the external event count mode.

(1) External event count mode operation flow






(2) Operation timing in external event count mode

Cautions 1. In the external event count mode, do not set the TQ0CCR0 register to 0000H.

 In the external event count mode, use of the timer output is disabled. If performing timer output using external event count input, set the interval timer mode, and select the operation enabled by the external event count input for the count clock (TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits = 000, TQ0CTL1.TQ0EEE bit = 1).

(a) Operation if TQ0CCR0 register is set to FFFFH


If the TQ0CCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTQ0CC0 signal is generated. At this time, the TQ0OPT0.TQ0OVF bit is not set.



(b) Notes on rewriting the TQ0CCR0 register

To change the value of the TQ0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



If the value of the TQ0CCR0 register is changed from D_1 to D_2 while the count value is greater than D_2 but less than D_1 , the count value is transferred to the CCR0 buffer register as soon as the TQ0CCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is D_2 .

Because the count value has already exceeded D_2 , however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D_2 , the INTTQ0CC0 signal is generated.

Therefore, the INTTQ0CC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$ times" or " $(D_2 + 1)$ times" originally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$ times".

(c) Operation of TQ0CCR1 to TQ0CCR3 registers





Figure 7-13. Configuration of TQ0CCR1 to TQ0CCR3 Registers

If the set value of the TQ0CCRk register is smaller than the set value of the TQ0CCR0 register, the INTTQ0CCk signal is generated once per cycle.


Remark k = 1 to 3






If the set value of the TQ0CCRk register is greater than the set value of the TQ0CCR0 register, the INTTQ0CCk signal is not generated because the count value of the 16-bit counter and the value of the TQ0CCRk register do not match.

Remark k = 1 to 3








7.5.3 External trigger pulse output mode (TQ0MD2 to TQ0MD0 bits = 010)

In the external trigger pulse output mode, 16-bit timer/event counter Q waits for a trigger when the TQ0CTL0.TQ0CE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter Q starts counting, and outputs a PWM waveform from the TOQ01 to TOQ03 pins.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOQ00 pin.









16-bit timer/event counter Q waits for a trigger when the TQ0CE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOQ0k pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and restarted. (The output of the TOQ00 pin is inverted. The TOQ0k pin outputs a high-level regardless of the status (high/low) when a trigger is generated.)

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.

Active level width = (Set value of TQ0CCRk register) \times Count clock cycle Cycle = (Set value of TQ0CCR0 register + 1) \times Count clock cycle Duty factor = (Set value of TQ0CCRk register)/(Set value of TQ0CCR0 register + 1)


The compare match request signal INTTQ0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTQ0CCk is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.

The value set to the TQ0CCRm register is transferred to the CCRm buffer register when the count value of the 16bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TQ0CTL1.TQ0EST bit) to 1 is used as the trigger.

Remark k = 1 to 3, m = 0 to 3









Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (2/3)

Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (3/3)

(d)	TMQ0 I/O	control r	egister 2	(TQ0IOC	;2)				
	TQ0EES1 TQ0EES0 TQ0ETS1 TQ0ETS0)
TQ0IOC2	0	0	0	0	0/1	0/1	0/1	0/1]
									2
									Select valid edge of external trigger input
									Select valid edge of external event count input
. ,	ΓMQ0 coι The value			• •		eading the		۲ register.	
.,		t to the TC	QOCCR0 r	register, [D1 to the T	Q0CCR1	register,	D ₂ to the	TQ0CCR2 register, and D ₃ , e as follows.
	-	$(D_0 + 1) \times$		•	vel width :		unt clock	cycle	
					vel width :			•	
					vel width :				
	Remarks	used 2. Updat	in the exte ing TMQ	ernal trigg 0 captur	ger pulse o e/compare	output mo e register	de. 2 (TQ0	CCR2) ai	gister 0 (TQ0OPT0) are not nd TMQ0 capture/compare pare register 1 (TQ0CCR1).

(1) Operation flow in external trigger pulse output mode









Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

(2) External trigger pulse output mode operation timing

(a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TQ0CCR1 register last. Rewrite the TQ0CCRk register after writing the TQ0CCR1 register after the INTTQ0CC0 signal is detected.



In order to transfer data from the TQ0CCRm register to the CCRm buffer register, the TQ0CCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TQ0CCR0 register, set the active level width to the TQ0CCR2 and TQ0CCR3 registers, and then set an active level to the TQ0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TQ0CCR0 register, and then write the same value to the TQ0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, first set an active level to the TQ0CCR2 and TQ0CCR3 registers and then set an active level to the TQ0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ01 pin, only the TQ0CCR1 register has to be set.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ02 and TOQ03 pins, first set an active level width to the TQ0CCR2 and TQ0CCR3 registers, and then write the same value to the TQ0CCR1 register.


After data is written to the TQ0CCR1 register, the value written to the TQ0CCRm register is transferred to the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TQ0CCR0 to TQ0CCR3 registers again after writing the TQ0CCR1 register once, do so after the INTTQ0CC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because timing of transferring data from the TQ0CCRm register to the CCRm buffer register conflicts with writing the TQ0CCRm register.

Remark m = 0 to 3

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TQ0CCRk register to 0000H. If the set value of the TQ0CCR0 register is FFFFH, the INTTQ0CCk signal is generated periodically.




To output a 100% waveform, set a value of (set value of TQ0CCR0 register + 1) to the TQ0CCRk register. If the set value of the TQ0CCR0 register is FFFFH, 100% output cannot be produced.


Count clock 16-bit counter		$\frac{1}{\sqrt{D_0 - 1}} \frac{1}{D_0} \frac{1}{\sqrt{0000}} \frac{1}{\sqrt{0001}}$	$\frac{1}{\sqrt{D_0 - 1}} \frac{1}{D_0} \frac{1}{\sqrt{0000}}$
TQ0CE bit		<u>,</u>	\ \
TQ0CCR0 register		Do	Do
TQ0CCRk register		Do + 1	Do + 1
INTTQ0CC0 signal			
INTTQ0CCk signal		<u>,</u>	
TOQ0k pin output		<u>}</u>	\ }
Remark k	. = 1 to 3		

(c) Conflict between trigger detection and match with CCRk buffer register

If the trigger is detected immediately after the INTTQ0CCk signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOQ0k pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTQ0CCk signal is generated, the INTTQ0CCk signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOQ0k pin remains active. Consequently, the active period of the PWM waveform is extended.




(d) Conflict between trigger detection and match with CCR0 buffer register

If the trigger is detected immediately after the INTTQ0CC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOQ0k pin is extended by time from generation of the INTTQ0CC0 signal to trigger detection.




If the trigger is detected immediately before the INTTQ0CC0 signal is generated, the INTTQ0CC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOQ0k pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



(e) Generation timing of compare match interrupt request signal (INTTQ0CCk)

The timing of generation of the INTTQ0CCk signal in the external trigger pulse output mode differs from the timing of other INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.



Usually, the INTTQ0CCk signal is generated in synchronization with the next count up after the count value of the 16-bit counter matches the value of the CCRk buffer register.


In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOQ0k pin.


7.5.4 One-shot pulse output mode (TQ0MD2 to TQ0MD0 bits = 011)

In the one-shot pulse output mode, 16-bit timer/event counter Q waits for a trigger when the TQ0CTL0.TQ0CE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter Q starts counting, and outputs a one-shot pulse from the TOQ01 to TOQ03 pins.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOQ00 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).









When the TQ0CE bit is set to 1, 16-bit timer/event counter Q waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOQ0k pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TQ0CCRk register) × Count clock cycle Active level width = (Set value of TQ0CCR0 register – Set value of TQ0CCRk register + 1) × Count clock cycle

The compare match interrupt request signal INTTQ0CC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTQ0CCk is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.

The valid edge of an external trigger input or setting the software trigger (TQ0CTL1.TQ0EST bit) to 1 is used as the trigger.

Remark k = 1 to 3




Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (1/3)





Figure 7-22. Register Setting in One-Shot Pulse Output Mode (2/3)

Figure 7-22. Register Setting in One-Shot Pulse Output Mode (3/3)

(e)	TMQ0 counter read buffer register (TQ0CNT) The value of the 16-bit counter can be read by reading the TQ0CNT register.
(f)	TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3)
	If Do is set to the TQ0CCR0 register and Dk to the TQ0CCRk register, the active level width and output
	delay period of the one-shot pulse are as follows.
	Active level width = $(D_k - D_0 + 1) \times Count clock cycle$
	Output delay period = $(D_k) \times Count clock cycle$
	 Remarks 1. TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not used in the one-shot pulse output mode. 2. k = 1 to 3

(1) Operation flow in one-shot pulse output mode









Figure 7-23. Software Processing Flow in One-Shot Pulse Output Mode (2/2)

(2) Operation timing in one-shot pulse output mode

(a) Note on rewriting TQ0CCRm register

To change the set value of the TQ0CCRm register to a smaller value, stop counting once, and then change the set value.

If the value of the TQ0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




When the TQ0CCR0 register is rewritten from D_{00} to D_{01} and the TQ0CCRk register from D_{k0} to D_{k1} where $D_{00} > D_{01}$ and $D_{k0} > D_{k1}$, if the TQ0CCRk register is rewritten when the count value of the 16-bit counter is greater than D_{k1} and less than D_{k0} and if the TQ0CCR0 register is rewritten when the count value is greater than D_{01} and less than D_{00} , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches D_{k1} , the counter generates the INTTQ0CCk signal and asserts the TOQ0k pin. When the count value matches D_{01} , the counter generates the INTTQ0CC0 signal, deasserts the TOQ0k pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

Remark k = 1 to 3

(b) Generation timing of compare match interrupt request signal (INTTQ0CCk)

The generation timing of the INTTQ0CCk signal in the one-shot pulse output mode is different from other INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter matches the value of the TQ0CCRk register.



Usually, the INTTQ0CCk signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TQ0CCRk register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOQ0k pin.


Remark k = 1 to 3


7.5.5 PWM output mode (TQ0MD2 to TQ0MD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOQ01 to TOQ03 pins when the TQ0CTL0.TQ0CE bit is set to 1.

In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOQ00 pin.









```
www.DataSheet4U.com
```

When the TQ0CE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs PWM waveform from the TOQ0k pin.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.


Active level width = (Set value of TQ0CCRk register) × Count clock cycle Cycle = (Set value of TQ0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TQ0CCRk register)/(Set value of TQ0CCR0 register + 1)

The PWM waveform can be changed by rewriting the TQ0CCRm register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTQ0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTQ0CCk is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.

Remark k = 1 to 3, m = 0 to 3








Figure 7-26. Setting of Registers in PWM Output Mode (2/3)

Figure 7-26. Register Setting in PWM Output Mode (3/3)

(f) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3) If D₀ is set to the TQ0CCR0 register and Dk to the TQ0CCRk register, the cycle and active level of the PWM waveform are as follows. Cycle = (D₀ + 1) × Count clock cycle Active level width = Dk × Count clock cycle Remarks 1. TMQ0 I/O control register 1 (TQ0IOC1) and TMQ0 option register 0 (TQ0OPT0) are not used in the PWM output mode. 2. Updating the TMQ0 capture/compare register 2 (TQ0CCR2) and TMQ0 capture/compare register 3 (TQ0CCR3) is validated by writing the TMQ0 capture/compare register 1 (TQ0CCR1).

(1) Operation flow in PWM output mode




Figure 7-27. Software Processing Flow in PWM Output Mode (1/2)





Figure 7-27. Software Processing Flow in PWM Output Mode (2/2)

(2) PWM output mode operation timing

(a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TQ0CCR1 register last. Rewrite the TQ0CCRk register after writing the TQ0CCR1 register after the INTTQ0CC1 signal is detected.



To transfer data from the TQ0CCRm register to the CCRm buffer register, the TQ0CCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TQ0CCR0 register, set the active level width to the TQ0CCR2 and TQ0CCR3 registers, and then set an active level width to the TQ0CCR1 register.

To change only the active level width (duty factor) of PWM wave, first set the active level to the TQ0CCR2 and TQ0CCR3 registers, and then set an active level to the TQ0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ01 pin, only the TQ0CCR1 register has to be set.

To change only the active level width (duty factor) of the PWM waveform output by the TOQ02 and TOQ03 pins, first set an active level width to the TQ0CCR2 and TQ0CCR3 registers, and then write the same value to the TQ0CCR1 register.

After the TQ0CCR1 register is written, the value written to the TQ0CCRm register is transferred to the CCRm buffer register in synchronization with the timing of clearing the 16-bit counter, and is used as a value to be compared with the value of the 16-bit counter.


To change only the cycle of the PWM waveform, first set a cycle to the TQ0CCR0 register, and then write the same value to the TQ0CCR1 register.

To write the TQ0CCR0 to TQ0CCR3 registers again after writing the TQ0CCR1 register once, do so after the INTTQ0CC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because the timing of transferring data from the TQ0CCRm register to the CCRm buffer register conflicts with writing the TQ0CCRm register.

Remark m = 0 to 3

(b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TQ0CCRk register to 0000H. If the set value of the TQ0CCR0 register is FFFFH, the INTTQ0CCk signal is generated periodically.




To output a 100% waveform, set a value of (set value of TQ0CCR0 register + 1) to the TQ0CCRk register. If the set value of the TQ0CCR0 register is FFFFH, 100% output cannot be produced.

Count clock					
16-bit counter		$\int_{0}^{\infty} \sqrt{D_0 - 1} \sqrt{D_0}$	0000 0001	$\int_{D_0} D_0 - 1 \int_{D_0} D_0$	0000
TQ0CE bit		···			
TQ0CCR0 register		;;	Do) Do	
TQ0CCRk register		;;	Do + 1) Do + 1	
INTTQ0CC0 signal		; <u>, </u>		<u>,</u>	
INTTQ0CCk signal		ş <u>(</u>		<u>,</u>	
TOQ0k pin output		\$		5	
Remark k	= 1 to 3				

(c) Generation timing of compare match interrupt request signal (INTTQ0CCk)

The timing of generation of the INTTQ0CCk signal in the PWM output mode differs from the timing of other INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter matches the value of the TQ0CCRk register.



Usually, the INTTQ0CCk signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TQ0CCRk register.


In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOQ0k pin.

7.5.6 Free-running timer mode (TQ0MD2 to TQ0MD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter Q starts counting when the TQ0CTL0.TQ0CE bit is set to 1. At this time, the TQ0CCRm register can be used as a compare register or a capture register, depending on the setting of the TQ0OPT0.TQ0CCS0 and TQ0OPT0.TQ0CCS1 bits.

Remark m = 0 to 3





When the TQ0CE bit is set to 1, 16-bit timer/event counter Q starts counting, and the output signals of the TOQ00 to TOQ03 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TQ0CCRm register, a compare match interrupt request signal (INTTQ0CCm) is generated, and the output signal of the TOQ0m pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTQ0OV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TQ0OPT0.TQ0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TQ0CCRm register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 7-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TQ0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIQ0m pin is detected, the count value of the 16-bit counter is stored in the TQ0CCRm register, and a capture interrupt request signal (INTTQ0CCm) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTQ0OV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TQ0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.







Figure 7-31.	Register	Setting in	Free-Running	Timer Mo	de (1/3)







Figure 7-31. Register Setting in Free-Running Timer Mode (2/3)


Figure 7-31. Register Setting in Free-Running Timer Mode (3/3)


(e)	(e) TMQ0 I/O control register 2 (TQ0IOC2)									
						TQ0EES1	TQ0EES0	TQ0ETS1	TQ0ETS0	
TQ0IOC2	0		0	0	0	0/1	0/1	0	0	
										Select valid edge of external event count input
(f)	TMQ0	opti	on regist	ter 0 (TQ) 00PT0)					
()					TQOCCS	N			TQ00VF	
TQ0OPT(-		0/1	0/1	0/1	0	0	0	0/1]
										Overflow flag Specifies if TQ0CCR0
										register functions as capture or compare register
										Specifies if TQ0CCR1 register functions as capture or compare register
										Specifies if TQ0CCR2 register functions as capture or compare register
										Specifies if TQ0CCR3 register functions as capture or compare register
	 (g) TMQ0 counter read buffer register (TQ0CNT) The value of the 16-bit counter can be read by reading the TQ0CNT register. (h) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3) 									
	These registers function as capture registers or compare registers depending on the setting of the TQ0OPT0.TQ0CCSm bit.									
	When the registers function as capture registers, they store the count value of the 16-bit counter when									
	the valid edge input to the TIQ0m pin is detected.									
	When the registers function as compare registers and when D_m is set to the TQ0CCRm register, the									
			m signal is invert		ated whe	n the cou	inter reac	hes (Dm	+ 1), and	the output signal of the
	Remar	k r	m = 0 to 3	3						

- (1) Operation flow in free-running timer mode
 - (a) When using capture/compare register as compare register









(b) When using capture/compare register as capture register





Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)


Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (2/2)



(2) Operation timing in free-running timer mode

(a) Interval operation with compare register

When 16-bit timer/event counter Q is used as an interval timer with the TQ0CCRm register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTQ0CCm signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one channel.

To perform the interval operation, the value of the corresponding TQ0CCRm register must be re-set in the interrupt servicing that is executed when the INTTQ0CCm signal is detected.

The set value for re-setting the TQ0CCRm register can be calculated by the following expression, where "D_m" is the interval period.

Compare register default value: Dm - 1


Value set to compare register second and subsequent time: Previous set value + Dm

(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the register.)

Remark m = 0 to 3

(b) Pulse width measurement with capture register

When pulse width measurement is performed with the TQ0CCRm register used as a capture register, software processing is necessary for reading the capture register each time the INTTQ0CCm signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, four pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TQ0CCRm register in synchronization with the INTTQ0CCm signal, and calculating the difference between the read value and the previously read value.

Remark m = 0 to 3

(c) Processing of overflow when two or more capture registers are used


Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.




When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.

Use software when using two capture registers. An example of how to use software is shown below.











(d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



(e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TQ0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TQ0OPT0 register. To accurately detect an overflow, read the TQ0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal	Overflow set signal
0 write signal	0 write signal
Overflow flag (TQ00VF bit)	Register Read Write
	Overflow flag (TQ0OVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflowset signal	Overflowset signal
0 write signal	0 write signal
Overflow flag (TQ0OVF bit)	Register Read Write
	Overflow flag (TQ0OVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.7 Pulse width measurement mode (TQ0MD2 to TQ0MD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter Q starts counting when the TQ0CTL0.TQ0CE bit is set to 1. Each time the valid edge input to the TIQ0m pin has been detected, the count value of the 16-bit counter is stored in the TQ0CCRm register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TQ0CCRm register after a capture interrupt request signal (INTTQ0CCm) occurs.

Select either of the TIQ00 to TIQ03 pins as the capture trigger input pin. Specify "No edge detected" by using the TQ0IOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIQ0k pin because the external clock is fixed to the TIQ00 pin. At this time, clear the TQ0IOC1.TQ0IS1 and TQ0IOC1.TQ0IS0 bits to 00 (capture trigger input (TIQ00 pin): No edge detected).

Remark m = 0 to 3 k = 1 to 3




Figure 7-34. Configuration in Pulse Width Measurement Mode




Figure 7-35. Basic Timing in Pulse Width Measurement Mode

When the TQ0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIQ0m pin is later detected, the count value of the 16-bit counter is stored in the TQ0CCRm register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTQ0CCm) is generated.

The pulse width is calculated as follows.

Pulse width = Captured value × Count clock cycle

If the valid edge is not input to the TIQ0m pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTQ0OV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TQ0OPT0.TQ0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

Pulse width = (10000H × TQ0OVF bit set (1) count + Captured value) × Count clock cycle

Remark m = 0 to 3






Figure 7-36.	Register	Setting in	Pulse Width	Measurement	Mode (2/2)

(e) T	(e) TMQ0 option register 0 (TQ0OPT0)								
	TQ0CCS3	TQ0CCS2	TQ0CCS1	TQOCCSO	1			TQ00VF	
TQ0OPT0	0	0	0	0	0	0	0	0/1	
(f) T	(f) TMQ0 counter read buffer register (TQ0CNT)								
Т	he value o	of the 16-I	oit counte	r can be r	ead by rea	U		U	
Т	(g) TMQ0 capture/compare registers 0 to 3 (TQ0CCR0 to TQ0CCR3) These registers store the count value of the 16-bit counter when the valid edge input to the TIQ0m pin is detected.								
F	Remarks 1. TMQ0 I/O control register 0 (TQ0IOC0) is not used in the pulse width measurement mode.2. m = 0 to 3								

(1) Operation flow in pulse width measurement mode




Figure 7-37. Software Processing Flow in Pulse Width Measurement Mode

(2) Operation timing in pulse width measurement mode

(a) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TQ0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TQ0OPT0 register. To accurately detect an overflow, read the TQ0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TQ0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TQ0OVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TQ0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag (TQOOVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

7.5.8 Triangular wave PWM mode (TQ0MD2 to TQ0MD0 = 111)

In the triangular wave PWM mode, TMQ0 capture/compare register k (TQ0CCRk) is used to set the duty factor, and TMQ0 capture/compare register 0 (TQ0CCR0) is used to set the cycle.

By using these four registers and operating the timer, triangular wave PWM with a variable cycle is output.


The value of the TQ0CCRm register can be rewritten when TQ0CE = 1.

To stop timer Q, clear TQ0CE to 0. The waveform of PWM is output from the TOQ0k pin. The TOQ00 pin produces a toggle output when the value of the 16-bit counter matches the value of the TQ0CCR0 register and when the counter underflows.

Caution In the PWM mode, the capture function of the TQ0CCRm register cannot be used because this register can be used only as a compare register.

Remark m = 0 to 3, k = 1 to 3

Figure 7-38. Timing of Basic Operation in Triangular Wave PWM Mode



7.5.9 Timer output operations

The following table shows the operations and output levels of the TOQ00 to TOQ03 pins.

Operation Mode	TOQ00 Pin	TOQ01 Pin	TOQ02 Pin	TOQ03 Pin		
Interval timer mode	Square wave output					
External event count mode	Square wave output		_			
External trigger pulse output mode	Square wave output	External trigger pulse output	External trigger pulse output	External trigger pulse output		
One-shot pulse output mode		One-shot pulse output	One-shot pulse output	One-shot pulse output		
PWM output mode		PWM output	PWM output	PWM output		
Free-running timer mode	Square wave output (only when compare function is used)					
Pulse width measurement mode	-					
Triangular wave PWM output mode	Square wave output	Triangular wave PWM output	Triangular wave PWM output	Triangular wave PWM output		

Table 7-6. Timer Output Control in Each Mode

Table 7-7. Truth Table of TOQ00 to TOQ03 Pins Under Control of Timer Output Control Bits

TQ0IOC0.TQ0OLm Bit	TQ0IOC0.TQ0OEm Bit	TQ0CTL0.TQ0CE Bit	Level of TOQ0m Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

Remark m = 0 to 3

7.6 Timer Tuned Operation Function

www.DataSheet4U.com

Timer P and timer Q have a timer tuned operation function. The timers that can be synchronized are listed in Table 7-8.

Master Timer	Slave Timer		
TMP0	TMP1	-	
TMP2	TMP3	TMQ0	

- Cautions 1. The tuned operation mode is enabled or disabled by the TPmCTL1.TPmSYE and TQ0CTL1.TQ0SYE bits. For TMQ2, either or both TMQ3 and TMQ0 can be specified as slaves.
 - 2. Set the tuned operation mode using the following procedure.
 - <1> Set the TPmCTL1.TPmSYE and TQ0CTL1.TQ0SYE bits of the slave timer to enable the tuned operation.

Set the TPmCTL1.TPmMD2 to TPmCTL1.TPmMD0 and TQ0CTL1.TQ0MD2 to TQ0CTL1.TQ0MD0 bits of the slave timer to the free-running mode

- <2> Set the timer mode by using the TPnCTL1.TPnMD2 to TPnCTL1.TPnMD0 bits. At this time, do not set the TPnCTL1.TPnSYE of the master timer.
- <3> Set the compare register value of the master and slave timers.
- <4> Set the TPmCTL0.TPmCE and TQ0CTL0.TQ0CE bits of the slave timer to enable operation on the internal operating clock.
- <5> Set the TPnCTL0.TPnCE bit of the master timer to enable operation on the internal operating clock.

Remark m = 1, 3

Tables 7-9 and 7-10 show the timer modes that can be used in the tuned operation mode ($\sqrt{:}$ Settable, \times : Not settable).

Master Timer	Free-Running Mode	PWM Mode	Triangular Wave PWM Mode
TMP0	\checkmark	\checkmark	×
TMP2	\checkmark	\checkmark	×

Table 7-9. Timer Modes Usable in Tuned Operation Mode

Tuned Channel	Timer	Pin	Free-Running Mode		PWM Mode		Triangular Wave PWM Mode	
			Tuning OFF	Tuning ON	Tuning OFF	Tuning ON	Tuning OFF	Tuning ON
Ch0	TMP0 (master)	TOP00	PPG	\leftarrow	Toggle	\leftarrow	N/A	\leftarrow
		TOP01	PPG	\leftarrow	PWM	\leftarrow	N/A	\leftarrow
	TMP1 (slave)	TOP10	PPG	\leftarrow	Toggle	PWM	N/A	\leftarrow
		TOP11	PPG	\leftarrow	PWM	\leftarrow	N/A	\leftarrow
Ch1	TMP2 (master)	TOP20	PPG	\leftarrow	Toggle	\leftarrow	N/A	\leftarrow
		TOP21	PPG	\leftarrow	PWM	\leftarrow	N/A	\leftarrow
	TMP3 (slave)	TOP30	PPG	\leftarrow	Toggle	PWM	N/A	\leftarrow
		TOP31	PPG	\leftarrow	PWM	\leftarrow	N/A	\leftarrow
	TMQ0 (slave)	TOQ00	PPG	\leftarrow	Toggle	PWM	Toggle	N/A
		TOQ01 to TOQ03	PPG	\leftarrow	PWM	\leftarrow	Triangular wave PWM	N/A


Table 7-10. Timer Output Functions


Remark The timing of transmitting data from the compare register of the master timer to the compare register of the slave timer is as follows.


PPG: CPU write timing

Toggle, PWM, triangular wave PWM: Timing at which timer counter and compare register match TOPn0 and TOQ00 (n = 0 to 3)










7.7 Cautions

(1) Capture operation

When the capture operation is used and a slow clock is selected as the count clock, FFFFH, not 0000H, may be captured in the TQ0CCR0, TQ0CCR1, TQ0CCR2, and TQ0CCR3 registers if the capture trigger is input immediately after the TQ0CE bit is set to 1.



CHAPTER 8 16-BIT INTERVAL TIMER M (TMM)

8.1 Overview

- Interval function
- 8 clocks selectable
- 16-bit counter × 1 (The 16-bit counter cannot be read during timer count operation.)
- Compare register × 1

(The compare register cannot be written during timer counter operation.)

• Compare match interrupt × 1

Timer M supports only the clear & start mode. The free-running timer mode is not supported.


8.2 Configuration

TMM0 includes the following hardware.

Table 8-1. Configuration of TMM0

Item	Configuration						
Timer register	16-bit counter						
Register	TMM0 compare register 0 (TM0CMP0)						
Control register	TMM0 control register 0 (TM0CTL0)						

Figure 8-1. Block Diagram of TMM0



(1) 16-bit counter

This is a 16-bit counter that counts the internal clock. The 16-bit counter cannot be read or written.

(2) TMM0 compare register 0 (TM0CMP0)

The TM0CMP0 register is a 16-bit compare register.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

The same value can always be written to the TM0CMP0 register by software.

TM0CMP0 register rewrite is prohibited when the TM0CTL0.TM0CE bit = 1.

After re	set: 0	000H	F	R/W	Ad	dress	: FFF	FF69	94H							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TM0CMP0																

8.3 Register

www.DataSheet4U.com

(1) TMM0 control register (TM0CTL0)

The TM0CTL0 register is an 8-bit register that controls the TMM0 operation.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TM0CTL0 register by software. Rewriting this register, except the TM0CE bit, is prohibited while the timer is operating.

	7	6	5	4	3	2	1	0
TM0CTL0	TM0CE	0	0	0	0	TM0CKS21	MOCKS1 TI	MOCKSO
	TM0CE		Internal c	lock operat	ion enab	le/disable spe	cification	
	0		eration disa clock appli			reset asynch	ronously).	
	1	TMM0 ope		bled. Oper	ation clo	ck application	started. TM	IM0
	asynchror	nously with ock of TMN	the TM0CE	E bit. Wher	n the TMC	or TMM0 are)CE bit is clea I) and 16-bit c	red to 0, the	
	тмоскз2	TM0CKS1	TMOCKSO		Co	unt clock sele	ction	
	0	0	0	fxx				
	0	0	1	fxx/2				
	0	1	0	fxx/4				
	0	1	1	fxx/64				
	1	0	0	fxx/512				
	1	0	1	INTWT				
	1	1	0	fr/8				
	1	1	1	fхт				
с		When the val	changing	the valu TM0CKS	e of TM 2 to TM(its when TM 0CE from 0 0CKS0 bits	to 1, it is	not pos
R	emark fo	x: Main o	clock frequ	iency				
	ŤF	a: Interna	al oscillati	on clock ti	requenc	V		

8.4 Operation

Caution Do not set the TM0CMP0 register to FFFFH.

8.4.1 Interval timer mode

In the interval timer mode, an interrupt request signal (INTTM0EQ0) is generated at the specified interval if the TM0CTL0.TM0CE bit is set to 1.





Figure 8-2. Configuration of Interval Timer

Figure 8-3. Basic Timing of Operation in Interval Timer Mode



When the TM0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting.

When the count value of the 16-bit counter matches the value of the TM0CMP0 register, the 16-bit counter is cleared to 0000H and a compare match interrupt request signal (INTTM0EQ0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TM0CMP0 register + 1) \times Count clock cycle

Figure 8-4. Register Setting for Interval Timer Mode Operation

(a) TMM(Control	register () (ТМОСТ	L0)		TM0CKS2	TMOCKS1	TMOCKSO	
TM0CTL0	0/1	0	0	0	0	0/1	0/1	0/1]
									Select count clock 0: Stop counting 1: Enable counting
(b) TMM(If the ⁻	-	-	-	MP0)), the inter	rval is as t	follows.			
Interv	al = (D + ⁻	1) × Coun	t clock cy	cle					

(1) Interval timer mode operation flow




Figure 8-5. Software Processing Flow in Interval Timer Mode

(2) Interval timer mode operation timing

Caution Do not set the TM0CMP0 register to FFFFH.


(a) Operation if TM0CMP0 register is set to 0000H

If the TM0CMP0 register is set to 0000H, the INTTM0EQ0 signal is generated at each count clock. The value of the 16-bit counter is always 0000H.

Count clock	
16-bit counter	FFFFH 0000H 000H 000H 000H 000H 000H 000H 000H 00H 00H 00H 00H 00H 00H 00H 00H 00H 0
TM0CE bit	
TM0CMP0 register	0000H
INTTM0EQ0 signal	
	Interval time Interval time Count clock cycle

(b) Operation if TM0CMP0 register is set to N

If the TM0CMP0 register is set to N, the 16-bit counter counts up to N. The counter is cleared to 0000H in synchronization with the next count-up timing and the INTTM0EQ0 signal is generated.



8.4.2 Cautions

(1) It takes the 16-bit counter up to the following time to start counting after the TM0CTL0.TM0CE bit is set to 1, depending on the count clock selected.

Selected Count Clock	Maximum Time Before Counting Start
fxx	2/fxx
fxx/2	6/fxx
fxx/4	24/fxx
fxx/64	128/fxx
fxx/512	1024/fxx
INTWT	Second rising edge of INTWT signal
fв/8	16/f _R
fхт	2/fxt

(2) Rewriting the TM0CMP0 and TM0CTL0 registers is prohibited while TMM0 is operating. If these registers are rewritten while the TM0CE bit is 1, the operation cannot be guaranteed. If they are rewritten by mistake, clear the TM0CTL0.TM0CE bit to 0, and re-set the registers.

CHAPTER 9 WATCH TIMER FUNCTIONS

9.1 Functions

The watch timer has the following functions.

- Watch timer: An interrupt request signal (INTWT) is generated at intervals of 0.5 or 0.25 seconds by using the main clock or subclock.
- Interval timer: An interrupt request signal (INTWTI) is generated at set intervals.

The watch timer and interval timer functions can be used at the same time.

9.2 Configuration

The block diagram of the watch timer is shown below.




Figure 9-1. Block Diagram of Watch Timer

(1) Clock control

This block controls supplying and stopping the operating clock (fx) when the watch timer operates on the main clock.

(2) 3-bit prescaler

This prescaler divides fx to generate fx/2, fx/4, or fx/8.

(3) 8-bit counter

This 8-bit counter counts the source clock (fBGCS).

(4) 11-bit prescaler

This prescaler divides fw to generate a clock of fw/2⁴ to fw/2¹¹.

(5) 5-bit counter

This counter counts fw or fw/2⁹, and generates a watch timer interrupt request signal at intervals of 2^4 /fw, 2^5 /fw, 2^{12} /fw, or 2^{14} /fw.

(6) Selector

The watch timer has the following five selectors.

- Selector that selects one of fx, fx/2, fx/4, or fx/8 as the source clock of the watch timer
- Selector that selects the main clock (fx) or subclock (fxT) as the clock of the watch timer
- Selector that selects fw or fw/29 as the count clock frequency of the 5-bit counter
- Selector that selects 2⁴/fw, 2¹³/fw, 2⁵/fw, or 2¹⁴/fw as the INTWT signal generation time interval
- Selector that selects 2⁴/fw to 2¹¹/fw as the interval timer interrupt request signal (INTWTI) generation time interval

(7) PRSCM register

This is an 8-bit compare register that sets the interval time.

(8) PRSM register

This register controls clock supply to the watch timer.

(9) WTM register

This is an 8-bit register that controls the operation of the watch timer/interval timer, and sets the interrupt request signal generation interval.

9.3 Registers

www.DataSheet4U.com


The following registers are provided for the watch timer.

- Prescaler mode register 0 (PRSM0)
- Prescaler compare register 0 (PRSCM0)
- Watch timer operation mode register (WTM)

(1) Prescaler mode register 0 (PRSM0)

The PRSM0 register controls the generation of the watch timer count clock. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.



- 2. Set the PRSM0 register before setting the BGCE0 bit to 1.
- 3. Set the PRSM0 and PRSCM0 registers according to the main clock frequency that is used so as to obtain an fBRG frequency of 32.768 kHz.

(2) Prescaler compare register 0 (PRSCM0)

The PRSCM0 register is an 8-bit compare register. This register can be read or written in 8-bit units. Reset sets this register to 00H.

	After re:	set: 00H	R/W	Address: I	FFFF8B1H	4				
		7	6	5	4	3	2	1	0	
	PRSCM0	PRSCM07	PRSCM06	PRSCM05	PRSCM04	PRSCM03	PRSCM02	PRSCM01	PRSCM00	
Cautions	 Do not r Set the Set the so as to 	PRSCM0	register b nd PRSC	before se M0 regis	etting the laters acco	PRSM0.B ording to t	BGCE0 bit	t to 1.	quency th	at is used

The calculation for fBRG is shown below.

 $f_{BRG} = f_{BGCS}/2N$

- Remark fBGCS: Watch timer source clock set by the PRSM0 register
 - N: Set value of PRSCM0 register = 1 to 256 However, N = 256 only when PRSCM0 register is set to 00H.

(3) Watch timer operation mode register (WTM)

The WTM register enables or disables the count clock and operation of the watch timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the set time of the watch flag. Set the PRSM0 register before setting the WTM register. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After re	set: 00H	R/W	Address:	FFFF680	ЭН			
	7	6	5	4	3	2	1	0
WTM	WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0
	WTM7	WTM6	WTM5	WTM4	Selection	of interval t	ime of pres	scaler
	0	0	0	0	24/fw (488	μ s: fw = fx	г)	
	0	0	0	1	2 ⁵ /fw (977	μ s: fw = fx	г)	
	0	0	1	0	2 ⁶ /fw (1.95	ms: fw = f	хт)	
	0	0	1	1	2 ⁷ /fw (3.91	ms: fw = f	хт)	
	0	1	0	0	2 ⁸ /fw (7.81	ms: fw = f	хт)	
	0	1	0	1	2 ⁹ /fw (15.6	ms: fw = f	хт)	
	0	1	1	0	2 ¹⁰ /fw (31.3	3 ms: fw =	fхт)	
	0	1	1	1	2 ¹¹ /fw (62.	5 ms: fw =	fxт)	
	1	0	0	0	24/fw (488	μ s: fw = fBF	я G)	
	1	0	0	1	2 ⁵ /fw (977	μ s: fw = fBF	RG)	
	1	0	1	0	2 ⁶ /fw (1.95	ms: fw = f	BRG)	
	1	0	1	1	2 ⁷ /fw (3.90	ms: fw = f	BRG)	
	1	1	0	0	2 ⁸ /fw (7.81	ms: fw = f	BRG)	
	1	1	0	1	2 ⁹ /fw (15.6	ms: fw = f	BRG)	
	1	1	1	0	2 ¹⁰ /fw (31.2	2 ms: fw =	fвяg)	
	1	1	1	1	2 ¹¹ /fw (62.	5 ms: fw =	fвяg)	

(2/2)

WTM7	WTM3	WTM2	Selection of set time of watch flag
0	0	0	2 ¹⁴ /fw (0.5 s: fw = fxT)
0	0	1	2 ¹³ /fw (0.25 s: fw = fxt)
0	1	0	2 ⁵ /fw (977 μs: fw = fxτ)
0	1	1	2 ⁴ /fw (488 μs: fw = fxτ)
1	0	0	2^{14} /fw (0.5 s: fw = f_{BRG})
1	0	1	2 ¹³ /fw (0.25 s: fw = f _{BRG})
1	1	0	2 ⁵ /fw (977 μs: fw = f _{BRG})
1	1	1	2 ⁴ /fw (488 μs: fw = f _{BRG})

WTM1	Control of 5-bit counter operation
0	Clears after operation stops
1	Starts

WTM0	Watch timer operation enable
0	Stops operation (clears both prescaler and 5-bit counter)
1	Enables operation

Caution Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.

Remarks 1. fw: Watch timer clock frequency

- **2.** Values in parentheses apply to operation with fw = 32.768 kHz
- **3.** fxT: Subclock frequency
- 4. fBRG: Watch timer count clock frequency

9.4 Operation

9.4.1 Operation as watch timer

The watch timer generates an interrupt request signal (INTWT) at fixed time intervals. The watch timer operates using time intervals of 0.25 or 0.5 seconds with the subclock (32.768 kHz) or main clock.

The count operation starts when the WTM.WTM1 and WTM.WTM0 bits are set to 11. When the WTM0 bit is cleared to 0, the 11-bit prescaler and 5-bit counter are cleared and the count operation stops.

The time of the watch timer can be adjusted by clearing the WTM1 bit to 0 and then the 5-bit counter when operating at the same time as the interval timer. At this time, an error of up to 15.6 ms may occur for the watch timer, but the interval timer is not affected.

If the main clock is used as the count clock of the watch timer, set the count clock using the PRSM0.BGCS01 and BGCS00 bits, the 8-bit comparison value using the PRSCM0 register, and the count clock frequency (fBRG) of the watch timer to 32.768 kHz.

When the PRSM0.BGCE0 bit is set (1), fBRG is supplied to the watch timer.

fBRG can be calculated by the following expression.

 $f_{BRG} = f_X/(2^{m+1} \times N)$

To set fBRG to 32.768 kHz, perform the following calculation and set the BGCS01 and BGCS00 bits and the PRSCM0 register.

<1> Set N = fx/65,536. Set m = 0.

- <2> When the value resulting from rounding up the first decimal place of N is even, set N before the roundup as N/2 and m as m + 1.
- <3> Repeat <2> until N is odd or m = 3.
- <4> Set the value resulting from rounding up the first decimal place of N to the PRSCM0 register and m to the BGCS01 and BGCS00 bits.

Example: When fx = 4.00 MHz

<1>N = 4,000,000/65,536 = 61.03..., m = 0

<2>, <3> Because N (round up the first decimal place) is odd, N = 61, m = 0.

<4> Set value of PRSCM0 register: 3DH (61), set value of BGCS01 and BGCS00 bits: 00

At this time, the actual fbRG frequency is as follows. $f_{BRG} = fx/(2^{m+1} \times N) = 4,000,000/(2 \times 61)$ = 32.787 kHz

Remark m: Division value (set value of BGCS01 and BGCS00 bits) = 0 to 3

N: Set value of PRSCM0 register = 1 to 256

However, N = 256 only when PRSCM0 register is set to 00H.

fx: Main clock oscillation frequency

9.4.2 Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt request signal (INTWTI) at intervals specified by a preset count value.

The interval time can be selected by the WTM4 to WTM7 bits of the WTM register.

WTM7	WTM6	WTM5	WTM4		Interval Time
0	0	0	0	$2^4 \times 1/fw$	488 μ s (operating at fw = fxT = 32.768 kHz)
0	0	0	1	$2^5 \times 1/fw$	977 μ s (operating at fw = fxt = 32.768 kHz)
0	0	1	0	$2^6 \times 1/\text{fw}$	1.95 ms (operating at fw = fxt = 32.768 kHz)
0	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at fw = fxt = 32.768 kHz)
0	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at fw = fxT = 32.768 kHz)
0	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at fw = fxt = 32.768 kHz)
0	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at fw = fxt = 32.768 kHz)
0	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at fw = fxT = 32.768 kHz)
1	0	0	0	$2^4 \times 1/fw$	488 μ s (operating at fw = f _{BRG} = 32.768 kHz)
1	0	0	1	$2^5 \times 1/fw$	977 μ s (operating at fw = f _{BRG} = 32.768 kHz)
1	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at fw = fBRG = 32.768 kHz)
1	0	1	1	$2^7 \times 1/\text{fw}$	3.91 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	0	$2^8 \times 1/\text{fw}$	7.81 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	0	$2^{10} \times 1/\text{fw}$	31.3 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at fw = f_{BRG} = 32.768 kHz)

Table 9-1. Interval Time of Interval Timer

Remark fw: Watch timer clock frequency





Figure 9-2. Operation Timing of Watch Timer/Interval Timer

9.4.3 Cautions

Some time is required before the first watch timer interrupt request signal (INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0 bits = 1).





CHAPTER 10 FUNCTIONS OF WATCHDOG TIMER 2

10.1 Functions


Watchdog timer 2 has the following functions.


- Default-start watchdog timer^{Note 1}
 - → Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDT2RES signal)
 - → Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of INTWDT2 signal)^{Note 2}
- Input selectable from main clock and internal oscillation clock as the source clock
 - **Notes 1.** Watchdog timer 2 automatically starts in the reset mode following reset release.
 - When watchdog timer 2 is not used, either stop its operation before reset is executed via this function, or clear watchdog timer 2 once and stop it within the next interval time.
 Also, write to the WDTM2 register for verification purposes only once, even if the default settings (reset mode, interval time: fr/2¹⁹) do not need to be changed.
 - 2. For the non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT2), see 14.2.2 (2) INTWDT2 signal.

10.2 Configuration

www.DataSheet4U.com

The following shows the block diagram of watchdog timer 2.





Watchdog timer 2 includes the following hardware.

 Table 10-1. Configuration of Watchdog Timer 2

guration
(WDTM2) (WDTE)
2

10.3 Registers

www.DataSheet4U.com


(1) Watchdog timer mode register 2 (WDTM2)

The WDTM2 register sets the overflow time and operation clock of watchdog timer 2. This register can be read or written in 8-bit units. This register can be read any number of times, but it can be written only once following reset release.

Reset sets this register to 67H.

Caution Accessing the WDTM2 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock




WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected Clock	100 kHz (MIN.)	200 kHz	z (TYP.)	400 kHz (MAX.)
0	0	0	0	0	2 ¹² /f _R	41.0 ms	20.5 ms		10.2 ms
0	0	0	0	1	2 ¹³ /f _R	81.9 ms	41.0 ms		20.5 ms
0	0	0	1	0	2 ¹⁴ /f _R	163.8 ms 81.9 ms			41.0 ms
0	0	0	1	1	2 ¹⁵ /f _R	327.7 ms 163.8 m		s	81.9 ms
0	0	1	0	0	2 ¹⁶ /f _R	655.4 ms 327.7 ms		s	163.8 ms
0	0	1	0	1	2 ¹⁷ /f _R	1,310.7 ms 655.4 m		s	327.7 ms
0	0	1	1	0	2 ¹⁸ /f _R	2,621.4 ms 1,310.7 i		ms	655.4 ms
0	0	1	1	1	2 ¹⁹ /f _R	5,242.9 ms 2,621.4 r		ms	1,310.7 ms
						fxx = 4 MHz		fxx = 5 N	١Hz
0	1	0	0	0	2 ¹⁶ /fxx	16.4 ms		13.1 ms	
0	1	0	0	1	2 ¹⁷ /fxx	32.8 ms		26.2 ms	
0	1	0	1	0	2 ¹⁸ /fxx	65.5 ms 5		52.4 ms	
0	1	0	1	1	2 ¹⁹ /fxx	131.1 ms 10		104.9 ms	
0	1	1	0	0	2 ²⁰ /fxx	262.1 ms 20		209.7 m	s
0	1	1	0	1	2 ²¹ /fxx	524.3 ms		419.4 m	s
0	1	1	1	0	2 ²² /fxx	1,048.6 ms 8		838.9 m	s
0	1	1	1	1	2 ²³ /fxx	2,097.2 ms		1,677.7	ms
1	1	1	1	1	Operation stopp	bed			

Table 10-2. Watchdog Timer 2 Clock Selection

Caution If the OPB1 bit is set to 1 by using the option byte function, the clock is fixed to the internal oscillation clock (f_R) (2¹²/f_R to 2¹⁹/f_R can be selected). For details, see CHAPTER 23 OPTION BYTE FUNCTION.

(2) Watchdog timer enable register (WDTE)

The counter of watchdog timer 2 is cleared and counting restarted by writing "ACH" to the WDTE register. The WDTE register can be read or written in 8-bit units. Reset sets this register to 9AH.



10.4 Operation

Watchdog timer 2 automatically starts in the reset mode following reset release.

The WDTM2 register can be written to only once following reset using byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using an 8-bit memory manipulation instruction. After this, the operation of watchdog timer 2 cannot be stopped.

The WDCS24 to WDCS20 bits of the WDTM2 register are used to select the watchdog timer 2 loop detection time interval.

Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again. After the count operation has started, write ACH to WDTE within the loop detection time interval.

If the time interval expires without ACH being written to the WDTE register, a reset signal (WDT2RES) or a nonmaskable interrupt request signal (INTWDT2) is generated, depending on the set values of the WDM21 and WDTM2.WDM20 bits.

When the WDTM2.WDM21 bit is set to 1 (reset mode), if a WDT overflow occurs during oscillation stabilization after a reset or standby is released, no internal reset will occur and the CPU clock will switch to the internal oscillation clock.

To not use watchdog timer 2, write 1FH to the WDTM2 register.

For the non-maskable interrupt servicing while the non-maskable interrupt request mode is set, see 14.2.2 (2) From INTWDT2 signal.

CHAPTER 11 A/D CONVERTER

11.1 Overview

The A/D converter converts analog input signals into digital values, has a resolution of 10 bits, and can handle 10 analog input signal channels (ANI0 to ANI9).

The A/D converter has the following features.

- \bigcirc 10-bit resolution
- \bigcirc 10 channels
- Successive approximation method
- Operating voltage: AVREF0 = 4.0 to 5.5 V
- Analog input voltage: 0 V to AVREF0
- \bigcirc The following functions are provided as operation modes.
 - Continuous select mode
 - Continuous scan mode
 - One-shot scan mode
- \bigcirc The following functions are provided as trigger modes.
 - Software trigger mode
 - External trigger mode (external, 1)
 - Timer trigger mode
- O Power-fail monitor function (conversion result compare function)

11.2 Functions

(1) 10-bit resolution A/D conversion


An analog input channel is selected from ANI0 to ANI9, and an A/D conversion operation is repeated at a resolution of 10 bits. Each time A/D conversion has been completed, an interrupt request signal (INTAD) is generated.

(2) Power-fail detection function

This function is used to detect a drop in the battery voltage. The result of A/D conversion (the value of the ADA0CRnH register) is compared with the value of the ADA0PFT register, and the INTAD signal is generated only when a specified comparison condition is satisfied (n = 0 to 9).

11.3 Configuration

The block diagram of the A/D converter is shown below.





The A/D converter includes the following hardware.

Item	Configuration
Analog inputs	10 channels (ANI0 to ANI9 pins)
Registers	Successive approximation register (SAR) A/D conversion result registers 0 to 9 (ADA0CR0 to ADA0CR9) A/D conversion result registers 0H to 9H (ADCR0H to ADCR9H): Only higher 8 bits can be read
Control registers	 A/D converter mode registers 0 to 2 (ADA0M0 to ADA0M2) A/D converter channel specification register 0 (ADA0S) Power fail compare mode register (ADA0PFM) Power fail compare threshold value register (ADA0PFT)

(1) Successive approximation register (SAR)

The SAR register compares the voltage value of the analog input signal with the output voltage of the compare voltage generation DAC (compare voltage), and holds the comparison result starting from the most significant bit (MSB).

When the comparison result has been held down to the least significant bit (LSB) (i.e., when A/D conversion is complete), the contents of the SAR register are transferred to the ADA0CRn register.

Remark n = 0 to 9

(2) A/D conversion result register n (ADA0CRn), A/D conversion result register nH (ADA0CRnH)

The ADA0CRn register is a 16-bit register that stores the A/D conversion result. ADA0ARn consist of 10 registers and the A/D conversion result is stored in the 10 higher bits of the AD0CRn register corresponding to analog input. (The lower 6 bits are fixed to 0.)

(3) A/D converter mode register 0 (ADA0M0)

This register specifies the operation mode and controls the conversion operation by the A/D converter.

(4) A/D converter mode register 1 (ADA0M1)

This register sets the conversion time of the analog input signal to be converted.

(5) A/D converter mode register 2 (ADA0M2)

This register sets the hardware trigger mode.

(6) A/D converter channel specification register (ADA0S)

This register sets the input port that inputs the analog voltage to be converted.

(7) Power-fail compare mode register (ADA0PFM)

This register sets the power-fail monitor mode.

(8) Power-fail compare threshold value register (ADA0PFT)

The ADA0PFT register sets a threshold value that is compared with the value of A/D conversion result register nH (ADA0CRnH). The 8-bit data set to the ADA0PFT register is compared with the higher 8 bits of the A/D conversion result register (ADA0CRnH).

(9) Controller

The controller compares the result of the A/D conversion (the value of the ADA0CRnH register) with the value of the ADA0PFT register when A/D conversion is completed or when the power-fail detection function is used, and generates the INTAD signal only when a specified comparison condition is satisfied.

(10) Sample & hold circuit

The sample & hold circuit samples each of the analog input signals selected by the input circuit and sends the sampled data to the voltage comparator. This circuit also holds the sampled analog input signal voltage during A/D conversion.

(11) Voltage comparator

The voltage comparator compares a voltage value that has been sampled and held with the voltage value of the compare voltage generation DAC.

(12) Compare voltage generation DAC

This compare voltage generation DAC is connected between AVREF0 and AVss and generates a voltage for comparison with the analog input signal.

(13) ANI0 to ANI9 pins

These are analog input pins for the 10 A/D converter channels and are used to input analog signals to be converted into digital signals. Pins other than the one selected as the analog input by the ADA0S register can be used as input port pins.

- Cautions 1. Make sure that the voltages input to the ANI0 to ANI9 pins do not exceed the rated values. In particular if a voltage of AV_{REF0} or higher is input to a channel, the conversion value of that channel becomes undefined, and the conversion values of the other channels may also be affected.
 - 2. The analog input pins (ANI0 to ANI9) function alternately as input port pins (P70 to P79). If any of ANI0 to ANI9 is selected to execute A/D conversion, do not execute an input instruction to port 7 during conversion. If executed, the conversion resolution may be degraded.

(14) AVREFO pin

This is the pin used to input the reference voltage of the A/D converter. Always make the potential at this pin the same as that at the V_{DD} pin even when the A/D converter is not used. The signals input to the ANI0 to ANI9 pins are converted to digital signals based on the voltage applied between the AV_{REF0} and AV_{SS} pins.

(15) AVss pin

This is the ground pin of the A/D converter. Always make the potential at this pin the same as that at the Vss pin even when the A/D converter is not used.

11.4 Registers

www.DataSheet4U.com

The A/D converter is controlled by the following registers.

- A/D converter mode registers 0, 1, 2 (ADA0M0, ADA0M1, ADA0M2)
- A/D converter channel specification register 0 (ADA0S)
- Power-fail compare mode register (ADA0PFM)

The following registers are also used.

- A/D conversion result register n (ADA0CRn)
- A/D conversion result register nH (ADA0CRnH)
- Power-fail compare threshold value register (ADA0PFT)

(1) A/D converter mode register 0 (ADA0M0)

The ADA0M0 register is an 8-bit register that specifies the operation mode and controls conversion operations. This register can be read or written in 8-bit or 1-bit units. However, ADA0EF bit is read-only. Reset sets this register to 00H.


- Caution Accessing the ADA0M0 register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.
 - When the CPU operates with the subclock and the main clock oscillation is stopped
 - When the CPU operates with the internal oscillation clock

	7	6	5	4	3	2	1	0			
ADA0M0	ADA0CE	0	ADA0MD1	ADA0MD0	ADA0ETS1 A	DA0ETS0	ADA0TMD	ADA0EF			
	ADA0CE	01	D		onversion co	ontrol					
	0	-	D conversio								
	1	Enables	A/D conver	SION							
	ADA0MD1	ADA0MD0	S	pecification	of A/D conv	verter opera	ation mode	е			
	0	0	Continuo	us select m	ode						
	0	1	Continuo	us scan mo	ode						
	1	0	Setting p	rohibited							
	1	1	One-shot	scan mod	Э						
	ADA0ETS1		Specifica	ition of exte	ernal trigger		in) innut w	alid edge			
	0	0	No edge		and algger	, enicip					
	0	1		dge detection	on						
	1	0		lge detectio							
	1	1	-	-		na edaes					
	I	1 1 Detection of both rising and falling edges									
	ADA0TMD	Trigger mode specification									
	0	Software trigger mode									
	1	External trigger mode/timer trigger mode									
	ADA0EF			A/D con	verter status	display					
	0	A/D conversion stopped									
	1	A/D conversion in progress									
	Cautions	 Char conv If the are v be p In A/I In A/I Whe ADA 	nging the version is e ADA0Me written du erformed software D convers hardware D convers n not usi 0CE bit to	e ADA01 enabled 0, ADA0M tring A/D accordin trigger m sion is sto trigger n sion is sto on is sto ng the A o 0 to red	(ADA0CE 12, ADA0S conversio g to the m ode opped and node opped, and D convert uce the po	er value bit = 1). , ADA0P n (ADA0I ode. started a started a d the trigg er, stop t	FM, and EF bit = again fro ger stand the oper- sumption				
								ata of the y be degra			

(2) A/D converter mode register 1 (ADA0M1)

The ADA0M1 register is an 8-bit register that controls the conversion time specification. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.



ADA0HS1	ADA	0FR3 t	o ADAC	FR0	A/D Conversion	fxx = 20 MHz	fxx = 16 MHz	fxx = 4 MHz	A/D Stabilization
	3	2	1	0	Time				Time ^{№ote}
1	0	0	0	0	31/fxx	Setting prohibited	Setting prohibited	7.75 μs	16/fxx
	0	0	0	1	62/fxx	3.10 <i>μ</i> s	3.88 <i>µ</i> s	15.50 <i>μ</i> s	31/fxx
	0	0	1	0	93/fxx	4.65 <i>μ</i> s	5.81 <i>µ</i> s	Setting prohibited	47/fxx
	0	0	1	1	124/fxx	6.20 <i>μ</i> s	7.75 <i>μ</i> s	Setting prohibited	50/fxx
	0	1	0	0	155/fxx	7.75 <i>μ</i> s	9.69 <i>µ</i> s	Setting prohibited	50/fxx
	0	1	0	1	186/fxx	9.30 <i>µ</i> s	11.63 <i>μ</i> s	Setting prohibited	50/fxx
	0	1	1	0	217/fxx	10.85 <i>μ</i> s	13.56 <i>μ</i> s	Setting prohibited	50/fxx
	0	1	1	1	248/fxx	12.40 <i>μ</i> s	15.50 <i>μ</i> s	Setting prohibited	50/fxx
	1	0	0	0	279/fxx	13.95 <i>μ</i> s	Setting prohibited	Setting prohibited	50/fxx
	1	0	0	1	310/fxx	15.50 <i>μ</i> s	Setting prohibited	Setting prohibited	50/fxx
	1	0	1	0	341/fxx	Setting prohibited	Setting prohibited	Setting prohibited	50/fxx
	1	0	1	1	372/fxx	Setting prohibited	Setting prohibited	Setting prohibited	50/fxx
	1	1	0	0	403/fxx	Setting prohibited	Setting prohibited	Setting prohibited	50/fxx
	1	1	0	1	434/fxx	Setting prohibited	Setting prohibited	Setting prohibited	50/fxx
	1	1	1	0	465/fxx	Setting prohibited	Setting prohibited	Setting prohibited	50/fxx
	1	1	1	1	496/fxx	Setting prohibited	Setting prohibited	Setting prohibited	50/fxx

Table 11-2. Conversion Mode Setting Example

Note When the ADA0CE bit of the ADA0M0 register is changed from 0 to 1 to secure the A/D converter stabilization time, the first A/D conversion starts after one of the above clock values is input.

(3) A/D converter mode register 2 (ADA0M2)

The ADA0M2 register specifies the hardware trigger mode. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	7	6	5	4	3	2	1	0		
ADA0M2	0	0	0	0	0	0	ADA0TMD1	ADA0TMD0		
	ADA0TMD1	ADA0TMD0		Specification of hardware trigger mode						
	0	0	External t	External trigger mode (when ADTRG pin valid edge detected)						
	0	1	Timer trigger mode 0 (when INTTP2CC0 interrupt request generated)							
	1	0	Timer trigger mode 1 (when INTTP2CC1 interrupt request generated)							
	1	1	Setting prohibited							

(4) A/D converter channel specification register 0 (ADA0S)

The ADA0S register specifies the pin that inputs the analog voltage to be converted into a digital signal. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

After	reset: 00H	R/W	Address: F	FFFF202H					
	7	6	5	4	3	2	1	0	
ADA0S	0	0	0	0	ADA0S3	ADA0S2	ADA0S1	ADA0S0	
	ADA0S3	ADA0S2	ADA0S1	ADA0S0	Select mode		Scan mode		
	0	0	0	0	ANIO		ANI0		
	0	0	0	1	ANI1		ANIO, ANI1		
	0	0	1	0	ANI2		ANI0 to ANI2		
	0	0	1	1	ANI3		ANI0 to ANI3		
	0	1	0	0	ANI4		ANI0 to ANI4		
	0	1	0	1	ANI5 ANI6		ANI0 to ANI5 ANI0 to ANI6		
	0	1	1	0					
	0	1	1	1	AN	117	ANI0 to ANI7		
	1	0	0	0	ANI8		ANI0 to ANI8		
	1	1 0		0 1		119	ANI0 to ANI9		
	Other than	above			Setting prohibited				


(5) A/D conversion result registers n, nH (ADA0CRn, ADA0CRnH)

The ADA0CRn and ADA0CRnH registers store the A/D conversion results.

These registers are read-only, in 16-bit or 8-bit units. However, specify the ADA0CRn register for 16-bit access and the ADA0CRnH register for 8-bit access. The 10 bits of the conversion result are read from the higher 10 bits of the ADA0CRn register, and 0 is read from the lower 6 bits. The higher 8 bits of the conversion result are read from the ADA0CRnH register.

Caution Accessing the ADA0CRn and ADA0CRnH registers is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock



The relationship between the analog voltage input to the analog input pins (ANI0 to ANI9) and the A/D conversion result (ADA0CRn register) is as follows.

$$SAR = INT \left(\frac{V_{IN}}{AV_{REF0}} \times 1,024 + 0.5\right)$$

$$\mathsf{ADA0CR}^{\mathsf{Note}} = \mathsf{SAR} \times 64$$


Or,

$$(\mathsf{SAR} - 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF0}}}{1,024} \le \mathsf{VIN} < (\mathsf{SAR} + 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF0}}}{1,024}$$

INT():	Function that returns the integer of the value in () $% \left({{{\bf{x}}_{i}}} \right)$
VIN:	Analog input voltage
AVREF0:	AVREF0 pin voltage
ADA0CR:	Value of ADA0CRn register

Note The lower 6 bits of the ADA0CRn register are fixed to 0.

The following shows the relationship between the analog input voltage and the A/D conversion results.





(6) Power-fail compare mode register (ADA0PFM)

The ADA0PFM register is an 8-bit register that sets the power-fail compare mode.


This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	7	6	5	4	3	2	1	0		
ADA0PFM		ADA0PFC	0	0	0	0	0	0		
	ADA0PFE	PFE Selection of power-fail compare enable/disable								
	0	Power-fail c	ompare o	disabled						
	1	Power-fail c	ompare e	enabled						
	ADA0PFC			election of p		•				
	0	Generates a	Generates an interrupt request signal (INTAD) when ADA0CRnH \geq ADA0PFT							
		Generates an interrupt request signal (INTAD) when ADA0CRnH < ADA0PFT								
autions 1. In th		mode, the	8-bit d	ata set te	o the AD	A0PFT re	egister is	compare		
valu the ADA	ne select e of the A condition 0CRn reg		8-bit d registe by the the INT	ata set to r specifie ADA0PF AD signa	o the AD ed by the FC bit, th	A0PFT re ADA0S r ne conve	egister is egister. I rsion res	compare If the resu sult is sto		

(7) Power-fail compare threshold value register (ADA0PFT)

The ADAOPFT register sets the compare value in the power-fail compare mode. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.



11.5 Operation

11.5.1 Basic operation

- <1> Set the operation mode, trigger mode, and conversion time for executing A/D conversion by using the ADA0M0, ADA0M1, ADA0M2, and ADA0S registers. When the ADA0CE bit of the ADA0M0 register is set, conversion is started in the software trigger mode and the A/D converter waits for a trigger in the external or timer trigger mode.
- <2> When A/D conversion is started, the voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <3> When the sample & hold circuit samples the input channel for a specific time, it enters the hold status, and holds the input analog voltage until A/D conversion is complete.
- <4> Set bit 9 of the successive approximation register (SAR) to set the compare voltage generation DAC to (1/2) AV_{REF0}.
- <5> The voltage difference between the compare voltage generation DAC and the analog input voltage is compared by the voltage comparator. If the analog input voltage is higher than (1/2) AVREF0, the MSB of the SAR register remains set. If it is lower than (1/2) AVREF0, the MSB is reset.
- <6> Next, bit 8 of the SAR register is automatically set and the next comparison is started. Depending on the value of bit 9, to which a result has been already set, the compare voltage generation DAC is selected as follows.
 - Bit 9 = 1: (3/4) AVREF0
 - Bit 9 = 0: (1/4) AVREF0

This compare voltage and the analog input voltage are compared and, depending on the result, bit 8 is manipulated as follows.

Analog input voltage \geq Compare voltage: Bit 8 = 1 Analog input voltage \leq Compare voltage: Bit 8 = 0

- <7> This comparison is continued to bit 0 of the SAR register.
- <8> When comparison of the 10 bits is complete, the valid digital result is stored in the SAR register, which is then transferred to and stored in the ADA0CRn register. After that, an A/D conversion end interrupt request signal (INTAD) is generated.

11.5.2 Trigger mode

The timing of starting the conversion operation is specified by setting a trigger mode. The trigger mode includes a software trigger mode and hardware trigger modes. The hardware trigger modes include timer trigger modes 0 and 1, and external trigger mode. The ADA0M0.ADA0TMD bit is used to set the trigger mode. The hardware trigger modes are set by the ADA0M2.ADA0TMD1 and ADA0M2.ADA0TMD0 bits.

(1) Software trigger mode

When the ADA0M0.ADA0CE bit is set to 1, the signal of the analog input pin (ANI0 to ANI9) specified by the ADA0S register is converted. When conversion is complete, the result is stored in the ADA0CRn register. At the same time, the A/D conversion end interrupt request signal (INTAD) is generated.

If the operation mode specified by the ADA0M0.ADA0MD1 and ADA0M0.ADA0MD0 bits is the continuous select/scan mode, the next conversion is started, unless the ADA0CE bit is cleared to 0 after completion of the first conversion. Conversion is performed once and ends if the operation mode is the one-shot select/scan mode.

When conversion is started, the ADA0M0.ADA0EF bit is set to 1 (indicating that conversion is in progress). If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during conversion, the conversion is aborted and started again from the beginning.

(2) External trigger mode

In this mode, converting the signal of the analog input pin (ANI0 to ANI9) specified by the ADA0S register is started when an external trigger is input (to the ADTRG pin). Which edge of the external trigger is to be detected (i.e., the rising edge, falling edge, or both rising and falling edges) can be specified by using the ADA0M0.ADA0ETS1 and ADA0M0.ATA0ETS0 bits. When the ADA0CE bit is set to 1, the A/D converter waits for the trigger, and starts conversion after the external trigger has been input.

When conversion is completed, the result of conversion is stored in the ADA0CRn register, regardless of whether the continuous select, continuous scan, or one-shot scan mode is set as the operation mode by the ADA0MD1 and ADA0MD0 bits. At the same time, the INTAD signal is generated, and the A/D converter waits for the trigger again.

When conversion is started, the ADA0EF bit is set to 1 (indicating that conversion is in progress). While the A/D converter is waiting for the trigger, however, the ADA0EF bit is cleared to 0 (indicating that conversion is stopped). If the valid trigger is input during the conversion operation, the conversion is aborted and started again from the beginning.

If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during the conversion operation, the conversion is not aborted, and the A/D converter waits for the trigger again.

(3) Timer trigger mode

In this mode, converting the signal of the analog input pin (ANI0 to ANI9) specified by the ADA0S register is started by the compare match interrupt request signal (INTTP2CC0 or INTTP2CC1) of the capture/compare register connected to the timer. The INTTP2CC0 or INTTP2CC1 signal is selected by the ADA0TMD1 and ADA0TMD0 bits, and conversion is started at the rising edge of the specified compare match interrupt request signal. When the ADA0CE bit is set to 1, the A/D converter waits for a trigger, and starts conversion when the compare match interrupt request signal of the timer is input.

When conversion is completed, regardless of whether the continuous select, continuous scan, or one-shot scan mode is set as the operation mode by the ADA0MD1 and ADA0MD0 bits, the result of the conversion is stored in the ADA0CRn register. At the same time, the INTAD signal is generated, and the A/D converter waits for the trigger again.

When conversion is started, the ADA0EF bit is set to 1 (indicating that conversion is in progress). While the A/D converter is waiting for the trigger, however, the ADA0EF bit is cleared to 0 (indicating that conversion is stopped). If the valid trigger is input during the conversion operation, the conversion is aborted and started again from the beginning.

If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written during conversion, the conversion is stopped and the A/D converter waits for the trigger again.

11.5.3 Operation mode

Three operation modes are available as the modes in which to set the ANI0 to ANI9 pins: continuous select mode, continuous scan mode, and one-shot scan mode.

The operation mode is selected by the ADA0M0.ADA0MD1 and ADA0M0.ADA0MD0 bits.

(1) Continuous select mode

In this mode, the voltage of one analog input pin selected by the ADA0S register is continuously converted into a digital value.

The conversion result is stored in the ADA0CRn register corresponding to the analog input pin. In this mode, an analog input pin corresponds to an ADA0CRn register on a one-to-one basis. Each time A/D conversion is completed, the A/D conversion end interrupt request signal (INTAD) is generated. After completion of conversion, the next conversion is started, unless the ADA0M0.ADA0CE bit is cleared to 0 (n = 0 to 9).





Figure 11-3. Timing Example of Continuous Select Mode Operation (ADA0S Register = 01H)

(2) Continuous scan mode

In this mode, analog input pins are sequentially selected, from the ANIO pin to the pin specified by the ADAOS register, and their values are converted into digital values.

The result of each conversion is stored in the ADA0CRn register corresponding to the analog input pin. When conversion of the analog input pin specified by the ADA0S register is complete, the INTAD signal is generated, and A/D conversion is started again from the ANI0 pin, unless the ADA0CE bit is cleared to 0 (n = 0 to 9).






(3) One-shot scan mode

In this mode, analog input pins are sequentially selected, from the ANIO pin to the pin specified by the ADAOS register, and their values are converted into digital values.

Each conversion result is stored in the ADA0CRn register corresponding to the analog input pin. When conversion of the analog input pin specified by the ADA0S register is complete, the INTAD signal is generated. A/D conversion is stopped after it has been completed (n = 0 to 9).





11.5.4 Power-fail compare mode

The A/D conversion end interrupt request signal (INTAD) can be controlled as follows by the ADA0PFM and ADA0PFT registers.


- When the ADA0PFM.ADA0PFE bit = 0, the INTAD signal is generated each time conversion is completed (normal use of the A/D converter).
- When the ADA0PFE bit = 1 and when the ADA0PFM.ADA0PFC bit = 0, the value of the ADA0CRnH register is compared with the value of the ADA0PFT register when conversion is completed, and the INTAD signal is generated only if ADA0CRnH ≥ ADA0PFT.
- When the ADA0PFE bit = 1 and when the ADA0PFC bit = 1, the value of the ADA0CRnH register is compared with the value of the ADA0PFT register when conversion is completed, and the INTAD signal is generated only if ADA0CRnH < ADA0PFT.


Remark n = 0 to 9

In the power-fail compare mode, three modes are available as modes in which to set the ANI0 to ANI9 pins: continuous select mode, continuous scan mode, and one-shot scan mode.

(1) Continuous select mode

In this mode, the result of converting the voltage of the analog input pin specified by the ADA0S register is compared with the set value of the ADA0PFT register. If the result of power-fail comparison matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CRn register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CRn register, and the INTAD signal is not generated. After completion of the first conversion, the next conversion is started, unless the ADA0M0.ADA0CE bit is cleared to 0 (n = 0 to 9).





(2) Continuous scan mode

In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0 pin to the pin specified by the ADA0S register are stored, and the set value of the ADA0CR0H register of channel 0 is compared with the value of the ADA0PFT register. If the result of power-fail comparison matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CR0 register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CR0 register, and the INTAD signal is not generated.

After the result of the first conversion has been stored in the ADA0CR0 register, the results of sequentially converting the voltages on the analog input pins up to the pin specified by the ADA0S register are continuously stored. After completion of conversion, the next conversion is started from the ANI0 pin again, unless the ADA0CE bit is cleared to 0.




Figure 11-7. Timing Example of Continuous Scan Mode Operation (When Power-Fail Comparison Is Made: ADA0S Register = 03H)

(3) One-shot scan mode

In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0 pin to the pin specified by the ADA0S register are stored, and the set value of the ADA0CR0H register of channel 0 is compared with the set value of the ADA0PFT register. If the result of power-fail comparison matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CR0 register and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CR0 register, and the INTAD0 signal is not generated. After the result of the first conversion has been stored in the ADA0CR0 register are sequentially stored. The conversion is stopped after it has been completed.




Figure 11-8. Timing Example of One-Shot Scan Mode Operation (When Power-Fail Comparison Is Made: ADA0S Register = 03H)

11.6 Cautions

(1) When A/D converter is not used

When the A/D converter is not used, the power consumption can be reduced by clearing the ADA0M0.ADA0CE bit to 0.

(2) Input range of ANI0 to ANI9 pins

Input the voltage within the specified range to the ANI0 to ANI9 pins. If a voltage equal to or higher than AV_{REF0} or equal to or lower than AV_{ss} (even within the range of the absolute maximum ratings) is input to any of these pins, the conversion value of that channel is undefined, and the conversion value of the other channels may also be affected.

(3) Countermeasures against noise

To maintain the 10-bit resolution, the ANI0 to ANI9 pins must be effectively protected from noise. The influence of noise increases as the output impedance of the analog input source becomes higher. To lower the noise, connecting an external capacitor as shown in Figure 11-9 is recommended.




Figure 11-9. Processing of Analog Input Pin

(4) Alternate I/O

The analog input pins (ANI0 to ANI9) function alternately as port pins. When selecting one of the ANI0 to ANI9 pins to execute A/D conversion, do not execute an instruction to read an input port or write to an output port during conversion as the conversion resolution may drop.


Also the conversion resolution may drop at the pins set as output port pins during A/D conversion if the current flows due to the effect of the external circuit connected to the port pins.

If a digital pulse is applied to a pin adjacent to the pin whose input signal is being converted, the A/D conversion value may not be as expected due to the influence of coupling noise. Therefore, do not apply a pulse to a pin adjacent to the pin undergoing A/D conversion.

(5) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the contents of the ADAOS register are changed. If the analog input pin is changed during A/D conversion, therefore, the result of converting the previously selected analog input signal may be stored and the conversion end interrupt request flag may be set immediately before the ADAOS register is rewritten. If the ADIF flag is read immediately after the ADAOS register is rewritten, the ADIF flag may be set even though the A/D conversion of the newly selected analog input pin has not been completed. When A/D conversion is stopped, clear the ADIF flag before resuming conversion.






(6) Internal equivalent circuit

The following shows the equivalent circuit of the analog input block.





(7) AVREFO pin

- (a) The AVREFO pin is used as the power supply pin of the A/D converter and also supplies power to the alternate-function ports. In an application where a backup power supply is used, be sure to supply the same voltage as VDD to the AVREFO pin as shown in Figure 11-12.
- (b) The AVREF0 pin is also used as the reference voltage pin of the A/D converter. If the source supplying power to the AVREF0 pin has a high impedance or if the power supply has a low current supply capability, the reference voltage may fluctuate due to the current that flows during conversion (especially, immediately after the conversion operation enable bit ADA0CE has been set to 1). As a result, the conversion accuracy may drop. To avoid this, it is recommended to connect a capacitor across the AVREF0 and AVss pins to suppress the reference voltage fluctuation as shown in Figure 11-12.
- (c) If the source supplying power to the AVREFO pin has a high DC resistance (for example, because of insertion of a diode), the voltage when conversion is enabled may be lower than the voltage when conversion is stopped, because of a voltage drop caused by the A/D conversion current.




Figure 11-12. AVREFO Pin Processing Example

(8) Reading ADA0CRn result

When the ADA0M0 to ADA0M2 or ADA0S register is written, the contents of the ADA0CRn register may be undefined. Read the conversion result after completion of conversion and before writing to the ADA0M0 to ADA0M2 and ADA0S registers. The correct conversion result may not be read at a timing different from the above.

(9) A/D conversion result

If there is noise at the analog input pins and at the reference voltage input pins, that noise may generate an illegal conversion result. Software processing will be needed to avoid a negative effect on the system from this illegal conversion result. An example of this software processing is shown below.

- Take the average result of a number of A/D conversions and use that as the A/D conversion result.
- Execute a number of A/D conversions consecutively and use those results, omitting any exceptional results that may have been obtained.
- If an A/D conversion result that is judged to have generated a system malfunction is obtained, be sure to recheck the system malfunction before performing malfunction processing.

(10) Variation of A/D conversion results

The results of the A/D conversion may vary depending on the fluctuation of the supply voltage, or may be affected by noise. To reduce the variation, take counteractive measures with the program such as averaging the A/D conversion results.

(11) A/D conversion result hysteresis characteristics

The successive comparison type A/D converter holds the analog input voltage in the internal sample & hold capacitor and then performs A/D conversion. After the A/D conversion has finished, the analog input voltage remains in the internal sample & hold capacitor. As a result, the following phenomena may occur.

- When the same channel is used for A/D conversions, if the voltage is higher or lower than the previous A/D conversion, then hysteresis characteristics may appear where the conversion result is affected by the previous value. Thus, even if the conversion is performed at the same potential, the result may vary.
- When switching the analog input channel, hysteresis characteristics may appear where the conversion result is affected by the previous channel value. This is because one A/D converter is used for the A/D conversions. Thus, even if the conversion is performed at the same potential, the result may vary.

11.7 How to Read A/D Converter Characteristics Table

This section describes the terms related to the A/D converter.

(1) Resolution

The minimum analog input voltage that can be recognized, i.e., the ratio of an analog input voltage to 1 bit of digital output is called 1 LSB (least significant bit). The ratio of 1 LSB to the full scale is expressed as %FSR (full-scale range). %FSR is the ratio of a range of convertible analog input voltages expressed as a percentage, and can be expressed as follows, independently of the resolution.

1%FSR = (Maximum value of convertible analog input voltage – Minimum value of convertible analog input voltage)/100

 $= (AV_{REF0} - 0)/100$ = AV_{REF0}/100

When the resolution is 10 bits, 1 LSB is as follows:

 $1 \text{ LSB} = 1/2^{10} = 1/1,024$ = 0.098% FSR

The accuracy is determined by the overall error, independently of the resolution.

(2) Overall error

This is the maximum value of the difference between an actually measured value and a theoretical value. It is a total of zero-scale error, full-scale error, linearity error, and a combination of these errors. The overall error in the characteristics table does not include the quantization error.






Figure 11-13. Overall Error

(3) Quantization error

This is an error of $\pm 1/2$ LSB that inevitably occurs when an analog value is converted into a digital value. Because the A/D converter converts analog input voltages in a range of $\pm 1/2$ LSB into the same digital codes, a quantization error is unavoidable.

This error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, or differential linearity error in the characteristics table.






(4) Zero-scale error

This is the difference between the actually measured analog input voltage and its theoretical value when the digital output changes from 0...000 to 0...001 (1/2 LSB).






(5) Full-scale error

This is the difference between the actually measured analog input voltage and its theoretical value when the digital output changes from 1...110 to 1...111 (full scale – 3/2 LSB).






(6) Differential linearity error

Ideally, the width to output a specific code is 1 LSB. This error indicates the difference between the actually measured value and its theoretical value when a specific code is output. This indicates the basic characteristics of the A/D conversion when the voltage applied to the analog input pins of the same channel is consistently increased bit by bit from AVss to AVREFO. When the input voltage is increased or decreased, or when two or more channels are used, see **11.7 (2) Overall error**.





(7) Integral linearity error

This error indicates the extent to which the conversion characteristics differ from the ideal linear relationship. It indicates the maximum value of the difference between the actually measured value and its theoretical value where the zero-scale error and full-scale error are 0.




Figure 11-18. Integral Linearity Error


(8) Conversion time

This is the time required to obtain a digital output after each trigger has been generated. The conversion time in the characteristics table includes the sampling time.

(9) Sampling time

This is the time for which the analog switch is ON to load an analog voltage to the sample & hold circuit.

Figure 11-19. Sampling Time



CHAPTER 12 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)

The V850ES/HE2 includes two channels of asynchronous serial interface A (UARTA).

12.1 Features

- Transfer rate: 300 bps to 312.5 kbps (using internal system clock of 20 MHz and dedicated baud rate generator)
- O Full-duplex communication: Internal UARTAn receive data register (UAnRX)

Internal UARTAn transmit data register (UAnTX)

 \bigcirc 2-pin configuration:

TXDAn: Transmit data output pin

RXDAn: Receive data input pin

- $\bigcirc\,$ Reception error output function
 - Parity error
 - Framing error
 - Overrun error
- Interrupt sources: 2
 - Reception complete interrupt (INTUAnR):

• Transmission enable interrupt (INTUAnT):

An interrupt is generated in the reception enabled status by ORing three types of reception errors. It is also generated when receive data is transferred from the receive shift register to the receive data register after completion of serial transfer. This interrupt occurs upon transfer of transmit data from the

transmit data register to the transmit shift register in the transmission enabled status.

- \bigcirc Character length: 7, 8 bits
- \bigcirc Parity function: Odd, even, 0, none
- $\bigcirc\,$ Transmission stop bit: 1, 2 bits
- On-chip dedicated baud rate generator
- MSB-/LSB-first transfer selectable
- O Transmit/receive data inverted input/output possible


 SBF (Sync Break Field) transmission/reception in the LIN (Local Interconnect Network) communication format possible


- 13 to 20 bits selectable for SBF transmission
- Recognition of 11 bits or more possible for SBF reception
- SBF reception flag provided

 $\textbf{Remark} \quad n=0, \ 1$

12.2 Configuration

The block diagram of the UARTAn is shown below.





UARTAn includes the following hardware units.

Table 12-1. Configuration of UARTAn

Item	Configuration
Registers	UARTAn control register 0 (UAnCTL0) UARTAn control register 1 (UAnCTL1) UARTAn control register 2 (UAnCTL2) UARTAn option control register 0 (UAnOPT0) UARTAn status register (UAnSTR) UARTAn receive shift register UARTAn receive data register (UAnRX)
	UARTAn transmit shift register UARTAn transmit data register (UAnTX)

(1) UARTAn control register 0 (UAnCTL0)

The UAnCTL0 register is an 8-bit register used to specify the UARTAn operation.

(2) UARTAn control register 1 (UAnCTL1)

The UAnCTL1 register is an 8-bit register used to select the input clock for the UARTAn.

(3) UARTAn control register 2 (UAnCTL2)

The UAnCTL2 register is an 8-bit register used to control the baud rate for the UARTAn.

(4) UARTAn option control register 0 (UAnOPT0)

The UAnOPT0 register is an 8-bit register used to control serial transfer for the UARTAn.

(5) UARTAn status register (UAnSTR)

The UAnSTRn register consists of flags indicating the error contents when a reception error occurs. Each one of the reception error flags is set (to 1) upon occurrence of a reception error and is reset (to 0) by reading the UAnSTR register.

(6) UARTAn receive shift register

This is a shift register used to convert the serial data input to the RXDAn pin into parallel data. Upon reception of 1 byte of data and detection of the stop bit, the receive data is transferred to the UAnRX register. This register cannot be manipulated directly.

(7) UARTAn receive data register (UAnRX)

The UAnRX register is an 8-bit register that holds receive data. When 7 characters are received, 0 is stored in the highest bit (when data is received LSB first).

In the reception enabled status, receive data is transferred from the UARTAn receive shift register to the UAnRX register in synchronization with the completion of shift-in processing of 1 frame.

Transfer to the UAnRX register also causes the reception complete interrupt request signal (INTUAnR) to be output.

(8) UARTAn transmit shift register

The transmit shift register is a shift register used to convert the parallel data transferred from the UAnTX register into serial data.

When 1 byte of data is transferred from the UAnTX register, the shift register data is output from the TXDAn pin. This register cannot be manipulated directly.

(9) UARTAn transmit data register (UAnTX)

The UAnTX register is an 8-bit transmit data buffer. Transmission starts when transmit data is written to the UAnTX register. When data can be written to the UAnTX register (when data of one frame is transferred from the UAnTX register to the UARTAn transmit shift register), the transmission enable interrupt request signal (INTUANT) is generated.

12.3 Registers

(1) UARTAn control register 0 (UAnCTL0)

The UAnCTL0 register is an 8-bit register that controls the UARTAn serial transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 10H.

	7	6	5	4	3	2	1	0	
JAnCTL0	UAnPWR	UAnTXE	UAnRXE	UAnDIR	UAnPS1	UAnPS0	UAnCL	UAnSL	
(n = 0, 1)									
	UAnPWR			UARTA	n operatio	n control			
	0	Disable U	ARTAn ope	eration (UA	RTAn rese	t asynchroi	nously)		
	1	Enable U	ARTAn ope	ration					
	is fixed to	•	tion is contr by clearing bit = 1).					output	
	UAnTXE			Transmis	sion operat	ion enable			
	0	Disable tr	ansmission	operation					
	1	Enable tra	ansmission	operation					
	To stop, • To initia the base	transmiss lize the tra clock, and	ransmission, set the UAnPWR bit to 1 and then set the UAnTXE bit to 1. transmission clear the UAnTXE bit to 0 and then UAnPWR bit to 0. ze the transmission unit, clear the UAnTXE bit to 0, wait for two cycles of clock, and then set the UAnTXE bit to 1 again. Otherwise, initialization be executed (for the base clock, see 12.6 (1) (a) Base clock).						
	UAnRXE			Recepti	on operatio	n enable			
	0	Disable re	Disable reception operation						
	1	Enable re	Enable reception operation						
	To stop • To initia the base	reception, lize the rec clock, and	set the UA clear the U ception unit d then set t ed (for the	AnRXE bit , clear the he UAnRX	to 0 and th UAnRXE b E bit to 1 a	en UAnPW t to 0, wait gain. Othe	/R bit to 0. for two pe rwise, initia	riods of	

(2/2)

		Transfer direction selection						
0	MSB-first	MSB-first transfer						
1	LSB-first t	LSB-first transfer						
	ster can be RXE bit = 0.	r can be rewritten only when the UAnPWR bit = 0 or the UAnTXE bit = E bit = 0.						
UAnPS1	UAnPS0	UAnPS0 Parity selection during transmission Parity selection during reception						
0	0	No parity output	Reception with no parity					
0	1	0 parity output	Reception with 0 parity					
1	0	Odd parity output	Odd parity check					
1	1	Even parity output	Even parity check					
UAnRX • If "Rece Therefo	E bit = 0. ption with 0 re, the UAn	parity" is selected during receptior STR.UAnPE bit is not set.						
UAnRX • If "Rece Therefo • When the	E bit = 0. ption with 0 re, the UAn ransmission 1 and UAnP	parity" is selected during receptior	n, a parity check is not performed the LIN format, clear the					
UAnRX • If "Rece Therefo • When to UAnPS	E bit = 0. ption with 0 re, the UAn ransmission 1 and UAnP	parity" is selected during reception STR.UAnPE bit is not set. and reception are performed in S0 bits to 00.	n, a parity check is not performed the LIN format, clear the					
UAnRX • If "Rece Therefo • When tr UAnPS UAnCL	E bit = 0. ption with 0 re, the UAn ansmission 1 and UAnF Specifica	parity" is selected during reception STR.UAnPE bit is not set. and reception are performed in S0 bits to 00.	n, a parity check is not performed the LIN format, clear the					
UAnRX • If "Rece Therefo • When ti UAnPS UAnCL 0 1 This regi	E bit = 0. ption with 0 re, the UAn ansmission 1 and UAnF Specifica 7 bits 8 bits	parity" is selected during reception STR.UAnPE bit is not set. and reception are performed in S0 bits to 00.	n, a parity check is not performed the LIN format, clear the frame of transmit/receive data					
UAnRX • If "Rece Therefo • When ti UAnPS UAnCL 0 1 This regi	E bit = 0. ption with 0 re, the UAn ansmission 1 and UAnF Specifica 7 bits 8 bits ster can be	parity" is selected during reception STR.UAnPE bit is not set. and reception are performed in S0 bits to 00.	n, a parity check is not performed the LIN format, clear the frame of transmit/receive data R bit = 0 or the UAnTXE bit =					
UAnRX • If "Rece Therefo • When tr UAnPS UAnCL 0 1 This regint the UAnF	E bit = 0. ption with 0 re, the UAn ansmission 1 and UAnF Specifica 7 bits 8 bits ster can be	parity" is selected during reception STR.UAnPE bit is not set. and reception are performed in 'S0 bits to 00. tion of data character length of 1 rewritten only when the UAnPWF	n, a parity check is not performed the LIN format, clear the frame of transmit/receive data R bit = 0 or the UAnTXE bit =					
UAnRX • If "Rece Therefo • When tr UAnPS UAnCL 0 1 This regi the UAnF UAnSL	E bit = 0. ption with 0 re, the UAn ansmission 1 and UAnF Specifica 7 bits 8 bits 8 bits ster can be RXE bit = 0.	parity" is selected during reception STR.UAnPE bit is not set. and reception are performed in 'S0 bits to 00. tion of data character length of 1 rewritten only when the UAnPWF	n, a parity check is not performed the LIN format, clear the frame of transmit/receive data R bit = 0 or the UAnTXE bit =					

(2) UARTAn control register 1 (UAnCTL1) For details, see 12.6 (2) UARTAn control register 1 (UAnCTL1).

(3) UARTAn control register 2 (UAnCTL2) For details, see 12.6 (3) UARTAn control register 2 (UAnCTL2).

(4) UARTAn option control register 0 (UAnOPT0)

The UAnOPT0 register is an 8-bit register that controls the serial transfer operation of the UARTAn register. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 14H.

	7	6	5	4	3	2	1	0	
UAnOPT0	UAnSRF	UAnSRT	UAnSTT	UAnSLS2	UAnSLS1	UAnSLS0	UAnTDL	UAnRDL	
(n = 0, 1)									
	UAnSRF		SBF reception flag						
	0			.UAnPWR nd of SBF re		TL0.UAnR	XE bit = 0	are set.	
	1	During SE	3F receptio	n					
	• The UAn		held at 1 w	tion is judg /hen an SB				en SBF	
	UAnSRT			SBF	reception 1	rigger			
	0				_				
	1	SBF rece	ption trigge	er					
	"0" is alw reception	s always read. For SBF reception, set the UAnSRT bit (to 1) to enable SBF							
	UAnSTT		SBF transmission trigger						
	0				-				
	1	SBF trans	SBF transmission trigger						
	"0" is alw	 • This is the SBF transmission trigger bit during LIN communication, and when read, "0" is always read. • Set the UAnSTT bit after setting the UAnPWR bit = UAnTXE bit = 1. 							

(2/2)

UAnSLS2	UAnSLS1	UAnSLS0	SBF transmit length selection		
1	0	1	13-bit output (reset value)		
1	1	0	14-bit output		
1	1	1	15-bit output		
0	0	0	16-bit output		
0	0	1	17-bit output		
0	1	0	18-bit output		
0	1	1	19-bit output		
1	0	0	20-bit output		
UAnTDL 0	Normal o	utput of trar	Transmit data level bit		
1		output of tra			
	put level of	the TXDAn	pin can be inverted using the UAnTDL bit. the UAnPWR bit = 0 or when the UAnTXE bit = 0		
UAnRDL			Receive data level bit		
0	Normal in	put of trans	fer data		
1	Inverted in	Inverted input of transfer data			
			bin can be inverted using the UAnRDL bit. the UAnPWR bit = 0 or the UAnRXE bit = 0.		

(5) UARTAn status register (UAnSTR)

The UAnSTR register is an 8-bit register that displays the UARTAn transfer status and reception error contents. This register can be read or written in 8-bit or 1-bit units, but the UAnTSF bit is a read-only bit, while the UAnPE, UAnFE, and UAnOVE bits can both be read and written. However, these bits can only be cleared by writing 0; they cannot be set by writing 1 (even if 1 is written to them, the value is retained). The initialization conditions are shown below.

Register/Bit	Initialization Conditions
UAnSTR register	ResetUAnCTL0.UAnPWR = 0
UAnTSF bit	• UAnCTL0.UAnTXE = 0
UAnPE, UAnFE, UAnOVE bits	0 writeUAnCTL0.UAnRXE = 0

	7	6	5	4	3	2	1	0	
JAnSTR	UAnTSF	0	0	0	0	UAnPE	UAnFE	UAnOVE	
n = 0, 1)									
	UAnTSF	UAnTSF Transfer status flag							
	0	 When the UAnPWR bit = 0 or the UAnTXE bit = 0 has been set. When, following transfer completion, there was no next data transfer from UAnTX register 							
	1	Write to L	JAnTX regi	ster					
	initializing initializatio	the transr	mission unit	t, check tha	t the UAn	uous transr TSF bit = 0 hen initializa	before per	forming	
	UAnPE			Pa	arity error	flag			
	0		he UAnPWI has been v		the UAnR	XE bit = 0 h	as been s	et.	
	1	When pa	rity of data	and parity b	it do not i	match during	g receptior	۱.	
		The UAnPE bit can be read and written, but it can only be cleared by writing 0 to it, and t cannot be set by writing 1 to it. When 1 is written to this bit, the value is retained.							
	0		ne UAnPWF has been v	R bit = 0 or	ming erro the UAnR	XE bit = 0 h	as been s	et	
	1				rina recer	ntion			
	Only the of the U/ The UAr	When no stop bit is detected during reception he first bit of the receive data stop bits is checked, regardless of the value UAnCTL0.UAnSL bit. AnFE bit can be both read and written, but it can only be cleared by 0 to it, and it cannot be set by writing 1 to it. When 1 is written to this bit, ue is retained.							
	the value		UAnOVE Overrun error flag						
				Ove	errun erro	^r flag			
			ne UAnPWI has been v	R bit = 0 or		r flag XE bit = 0 h	as been s	et.	
	UAnOVE	• When 0 When rec	has been v eive data h	R bit = 0 or written has been se	the UAnR	-	er and the	next	

(6) UARTAn receive data register (UAnRX)

The UAnRX register is an 8-bit buffer register that stores parallel data converted by the receive shift register. The data stored in the receive shift register is transferred to the UAnRX register upon completion of reception of 1 byte of data.

During LSB-first reception when the data length has been specified as 7 bits, the receive data is transferred to bits 6 to 0 of the UAnRX register and the MSB always becomes 0. During MSB-first reception, the receive data is transferred to bits 7 to 1 of the UAnRX register and the LSB always becomes 0.

When an overrun error (UAnOVE) occurs, the receive data at this time is not transferred to the UAnRX register and is discarded.

This register is read-only, in 8-bit units.

In addition to reset input, the UAnRX register can be set to FFH by clearing the UAnCTL0.UAnPWR bit to 0.

(7) UARTAn transmit data register (UAnTX)

The UAnTX register is an 8-bit register used to set transmit data. This register can be read or written in 8-bit units.

Reset sets this register to FFH.

After res	et: FFH	R/W	Address: l	JA0TX FFF	FFA07H, l	JA1TX FFF	FFA17H	
UAnTX	7	6	5	4	3	2	1	0
(n = 0, 1)								

12.4 Interrupt Request Signals

The following two interrupt request signals are generated from UARTAn.

- Reception complete interrupt request signal (INTUAnR)
- Transmission enable interrupt request signal (INTUAnT)

The default priority for these two interrupt request signals is reception complete interrupt request signal then transmission enable interrupt request signal.

Interrupt	Priority
Reception complete	High
Transmission enable	Low

Table 12-2. Interrupts and Their Default Priorities

(1) Reception complete interrupt request signal (INTUAnR)

A reception complete interrupt request signal is output when data is shifted into the receive shift register and transferred to the UAnRX register in the reception enabled status.

When a reception complete interrupt request signal is received and the data is read, read the UAnSTR register and check that the reception result is not an error.

No reception complete interrupt request signal is generated in the reception disabled status.

(2) Transmission enable interrupt request signal (INTUAnT)

If transmit data is transferred from the UAnTX register to the UARTAn transmit shift register with transmission enabled, the transmission enable interrupt request signal is generated.

12.5 Operation

12.5.1 Data format

Full-duplex serial data reception and transmission is performed.

As shown in Figure 12-2, one data frame of transmit/receive data consists of a start bit, character bits, parity bit, and stop bit(s).

Specification of the character bit length within 1 data frame, parity selection, specification of the stop bit length, and specification of MSB/LSB-first transfer are performed using the UAnCTL0 register.

Moreover, control of UART output/inverted output for the TXDAn bit is performed using the UAnOPT0.UAnTDL bit.

- Start bit 1 bit
- Character bits......7 bits/8 bits
- Parity bit Even parity/odd parity/0 parity/no parity
- Stop bit.....1 bit/2 bits

Figure 12-2.	UARTA Transmit/Receive Data Format
--------------	------------------------------------

	-				— 1 d	lata fro	me —					
	-				Tu		ine				-1	
-	Start bit	D0	D1	D2	D3	D4	D5	D6	D7	Parity bit	Stop bit	
) 8-bit data	length, N	ISB fi	rst, ev	en pa	rity, 1	stop	bit, tra	insfer	data:	55H		
					— 1 c	lata fra	me —					
-	Start bit	D7	D6	D5	D4	D3	D2	D1	D0	Parity bit	Stop bit	
) 8-bit data	length, N	ISB fi	rst, ev	en pa	rity, 1	stop	bit, tra	insfer	data:	55H, 1	XDAn	inversion
					— 1 d	lata fra	me —					
-	Start	D7	D6	D5	— 1 d	lata fra D3	me — D2	D1	D0	Parity	Stop	
-	bit		D6	D5	D4	D3	D2	D1	D0	bit	Stop bit	
–) 7-bit data	bit		D6	D5	D4	D3	D2	D1	D0	bit		
– 	bit		D6 st, ode	D5 d pari	D4	D3 top bi	D2 ts, tra	D1	D0	bit		
- I) 7-bit data -	bit		D6 st, ode	D5 d pari	D4 ty, 2 s	D3 top bi	D2 ts, tra	D1	D0	bit		
–) 7-bit data –) 8-bit data	bit Iength, L Start bit	SB fir	D6 st, od	D5 d pari	D4 ty, 2 s — 1 c	D3 top bi lata fra D4	D2 ts, tra me — D5	D1 nsfer D6	D0 data: Parity bit	bit 36H Stop bit	bit Stop	
-	bit Iength, L Start bit	SB fir	D6 rst, odd D1 rst, no	D5 d pari D2 parity	D4 ty, 2 s — 1 c	D3 top bi lata fra D4 D4	D2 its, tra me — D5 trans	D1 nsfer D6	D0 data: Parity bit	bit 36H Stop bit	bit Stop	

12.5.2 SBF transmission/reception format

The V850ES/HE2 has an SBF (Sync Break Field) transmission/reception control function to enable use of the LIN function.

Remark LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is $\pm 15\%$ or less.

Figures 12-3 and 12-4 outline the transmission and reception manipulations of LIN.




Figure 12-3. LIN Transmission Manipulation Outline

Notes 1. The interval between each field is controlled by software.

- 2. SBF output is performed by hardware. The output width is the bit length set by the UAnOPT0.UAnSBL2 to UAnOPT0.UAnSBL0 bits. If even finer output width adjustments are required, such adjustments can be performed using the UAnCTLn.UAnBRS7 to UAnCTLn.UAnBRS0 bits.
- **3.** 80H transfer in the 8-bit mode is substituted for the wakeup signal frame.
- **4.** A transmission enable interrupt request signal (INTUAnT) is output at the start of each transmission. The INTUAnT signal is also output at the start of each SBF transmission.




Figure 12-4. LIN Reception Manipulation Outline

- Notes 1. The wakeup signal is sent by the pin edge detector, UARTAn is enabled, and the SBF reception mode is set.
 - 2. The receive operation is performed until detection of the stop bit. Upon detection of SBF reception of 11 or more bits, normal SBF reception end is judged, and an interrupt signal is output. Upon detection of SBF reception of less than 11 bits, an SBF reception error is judged, no interrupt signal is output, and the mode returns to the SBF reception mode.
 - 3. If SBF reception ends normally, an interrupt request signal is output. The timer is enabled by an SBF reception complete interrupt. Moreover, error detection for the UAnSTR.UAnOVE, UAnSTR.UAnPE, and UAnSTR.UAnFE bits is suppressed and UART communication error detection processing and UARTAn receive shift register and data transfer of the UAnRX register are not performed. The UARTAn receive shift register holds the initial value, FFH.
 - 4. The RXDAn pin is connected to TI (capture input) of the timer, the transfer rate is calculated, and the baud rate error is calculated. The value of the UAnCTL2 register obtained by correcting the baud rate error after dropping UARTA enable is set again, causing the status to become the reception status.
 - **5.** Check-sum field distinctions are made by software. UARTAn is initialized following CSF reception, and the processing for setting the SBF reception mode again is performed by software.


12.5.3 SBF transmission

When the UAnCTL0.UAnPWR bit = UAnCTL0.UAnTXE bit = 1, the transmission enabled status is entered, and SBF transmission is started by setting (to 1) the SBF transmission trigger (UAnOPT0.UAnSTT bit).

Thereafter, a low level the width of bits 13 to 20 specified by the UAnOPT0.UAnSLS2 to UAnOPT0.UAnSLS0 bits is output. A transmission enable interrupt request signal (INTUAnT) is generated upon SBF transmission start. Following the end of SBF transmission, the UAnSTT bit is automatically cleared. Thereafter, the UART transmission mode is restored.

Transmission is suspended until the data to be transmitted next is written to the UAnTX register, or until the SBF transmission trigger (UAnSTT bit) is set.





12.5.4 SBF reception

The reception enabled status is achieved by setting the UAnCTL0.UAnPWR bit to 1 and then setting the UAnCTL0.UAnRXE bit to 1.

The SBF reception wait status is set by setting the SBF reception trigger (UAnOPT0.UAnSTR bit) to 1.

In the SBF reception wait status, similarly to the UART reception wait status, the RXDAn pin is monitored and start bit detection is performed.

Following detection of the start bit, reception is started and the internal counter counts up according to the set baud rate.

When a stop bit is received, if the SBF width is 11 or more bits, normal processing is judged and a reception complete interrupt request signal (INTUAnR) is output. The UAnOPT0.UAnSRF bit is automatically cleared and SBF reception ends. Error detection for the UAnSTR.UAnOVE, UAnSTR.UAnPE, and UAnSTR.UAnFE bits is suppressed and UART communication error detection processing is not performed. Moreover, data transfer of the UARTAn receive shift register and UAnRX register is not performed and FFH, the initial value, is held. If the SBF width is 10 or fewer bits, reception is terminated as error processing without outputting an interrupt, and the SBF reception mode is returned to. The UAnSRF bit is not cleared at this time.




Figure 12-6. SBF Reception

12.5.5 UART transmission

A high level is output to the TXDAn pin by setting the UAnCTL0.UAnPWR bit to 1.

Next, the transmission enabled status is set by setting the UAnCTL0.UAnTXE bit to 1, and transmission is started by writing transmit data to the UAnTX register. The start bit, parity bit, and stop bit are automatically added.

Since the CTS (transmit enable signal) input pin is not provided in UARTAn, use a port to check that reception is enabled at the transmit destination.

The data in the UAnTX register is transferred to the UARTAn transmit shift register upon the start of the transmit operation.

A transmission enable interrupt request signal (INTUAnT) is generated upon completion of transmission of the data of the UAnTX register to the UARTAn transmit shift register, and thereafter the contents of the UARTAn transmit shift register are output to the TXDAn pin.

Write of the next transmit data to the UAnTX register is enabled after the INTUAnT signal is generated.




Figure 12-7. UART Transmission

12.5.6 Continuous transmission procedure

UARTAn can write the next transmit data to the UAnTX register when the UARTAn transmit shift register starts the shift operation. The transmit timing of the UARTAn transmit shift register can be judged from the transmission enable interrupt request signal (INTUAnT).

An efficient communication rate is realized by writing the data to be transmitted next to the UAnTX register during transfer.

During continuous transmission, do not write the next transmit data to the UAnTX register before a transmit request interrupt signal (INTUAnT) is generated after transmit data is written to the UAnTX register and transferred to the UARTAn transmit shift register. If a value is written to the UAnTX register before a transmit request interrupt signal is generated, the previously set transmit data is overwritten by the latest transmit data.

Caution When initializing transmissions during the execution of continuous transmissions, make sure that the UAnSTR.UAnTSF bit is 0, then perform the initialization. Transmit data that is initialized when the UAnTSF bit is 1 cannot be guaranteed.

In the case of continuous transmission, the communication rate from the stop bit to the start bit of the next data is extended by two operating clocks from the normal rate.




Figure 12-8. Continuous Transmission Processing Flow




Figure 12-9. Continuous Transmission Operation Timing

12.5.7 UART reception

The reception wait status is set by setting the UAnCTL0.UAnPWR bit to 1 and then setting the UAnCTL0.UAnRXE bit to 1. In the reception wait status, the RXDAn pin is monitored and start bit detection is performed.

Start bit detection is performed using a two-step detection routine.

First the rising edge of the RXDAn pin is detected and sampling is started at the falling edge. The start bit is recognized if the RXDAn pin is low level at the start bit sampling point. After a start bit has been recognized, the receive operation starts, and serial data is saved to the UARTAn receive shift register according to the set baud rate.

When the reception complete interrupt request signal (INTUAnR) is output upon reception of the stop bit, the data of the UARTAn receive shift register is written to the UAnRX register. However, if an overrun error (UAnSTR.UAnOVE bit) occurs, the receive data at this time is not written to the UAnRX register and is discarded.

Even if a parity error (UAnSTR.UAnPE bit) or a framing error (UAnSTR.UAnFE bit) occurs during reception, reception continues until the reception position of the first stop bit, and INTUAnR is output following reception completion.




Figure 12-10. UART Reception

- Cautions 1. Be sure to read the UAnRX register even when a reception error occurs. If the UAnRX register is not read, an overrun error occurs during reception of the next data, and reception errors continue occurring indefinitely.
 - 2. The operation during reception is performed assuming that there is only one stop bit. A second stop bit is ignored.
 - 3. When reception is completed, read the UAnRX register after the reception complete interrupt request signal (INTUAnR) has been generated, and clear the UAnPWR or UAnRXE bit to 0. If the UAnPWR or UAnRXE bit is cleared to 0 before the INTUAnR signal is generated, the read value of the UAnRX register cannot be guaranteed.
 - 4. If receive completion processing (INTUAnR signal generation) of UARTAn and the UAnPWR bit = 0 or UAnRXE bit = 0 conflict, the INTUAnR signal may be generated in spite of these being no data stored in the UAnRX register.


To complete reception without waiting INTUARR signal generation, be sure to clear (0) the interrupt request flag (UAnRIF) of the UAnRIC register, after setting (1) the interrupt mask flag (UAnRMK) of the interrupt control register (UAnRIC) and then set (1) the UAnPWR bit = 0 or UAnRXE bit = 0.

12.5.8 Reception errors

Errors during a receive operation are of three types: parity errors, framing errors, and overrun errors. Data reception result error flags are set in the UAnSTR register and a reception complete interrupt request signal (INTUAnR) is output when an error occurs.

It is possible to ascertain which error occurred during reception by reading the contents of the UAnSTR register. Clear the reception error flag by writing 0 to it after reading it.

• Receive data read flow



• Reception error causes

Error Flag	Reception Error	Cause
UAnPE	Parity error	Received parity bit does not match the setting
UAnFE	Framing error	Stop bit not detected
UAnOVE	Overrun error	Reception of next data completed before data was read from receive buffer

When reception errors occur, perform the following procedures depending upon the kind of error.

• Parity error

If false data is received due to problems such as noise in the reception line, discard the received data and retransmit.

• Framing error

A baud rate error may have occurred between the reception side and transmission side or the start bit may have been erroneously detected. Since this is a fatal error for the communication format, check the operation stop in the transmission side, perform initialization processing each other, and then start the communication again.

• Overrun error

Since the next reception is completed before reading receive data, 1 frame of data is discarded. If this data was needed, do a retransmission.

Caution If a receive error interrupt occurs during continuous reception, read the contents of the UAnSTR register must be read before the next reception is completed, then perform error processing.

12.5.9 Parity types and operations

Caution When using the LIN function, fix the UAnCTL0.UAnPS1 and UAnCTL0.UAnPS0 bits to 00.

The parity bit is used to detect bit errors in the communication data. Normally the same parity is used on the transmission side and the reception side.

In the case of even parity and odd parity, it is possible to detect odd-count bit errors. In the case of 0 parity and no parity, errors cannot be detected.

(a) Even parity

(i) During transmission

The number of bits whose value is "1" among the transmit data, including the parity bit, is controlled so as to be an even number. The parity bit values are as follows.

- Odd number of bits whose value is "1" among transmit data: 1
- Even number of bits whose value is "1" among transmit data: 0

(ii) During reception

The number of bits whose value is "1" among the reception data, including the parity bit, is counted, and if it is an odd number, a parity error is output.

(b) Odd parity

(i) During transmission

Opposite to even parity, the number of bits whose value is "1" among the transmit data, including the parity bit, is controlled so that it is an odd number. The parity bit values are as follows.

- Odd number of bits whose value is "1" among transmit data: 0
- Even number of bits whose value is "1" among transmit data: 1

(ii) During reception

The number of bits whose value is "1" among the receive data, including the parity bit, is counted, and if it is an even number, a parity error is output.

(c) 0 parity

During transmission, the parity bit is always made 0, regardless of the transmit data.

During reception, parity bit check is not performed. Therefore, no parity error occurs, regardless of whether the parity bit is 0 or 1.

(d) No parity

No parity bit is added to the transmit data.

Reception is performed assuming that there is no parity bit. No parity error occurs since there is no parity bit.

12.5.10 Receive data noise filter

This filter samples the RXDAn pin using the base clock of the prescaler output.

When the same sampling value is read twice, the match detector output changes and the RXDAn signal is sampled as the input data. Therefore, data not exceeding 2 clock width is judged to be noise and is not delivered to the internal circuit (see **Figure 12-12**). See **12.6 (1) (a) Base clock** regarding the base clock.

Moreover, since the circuit is as shown in Figure 12-11, the processing that goes on within the receive operation is delayed by 3 clocks in relation to the external signal status.

Figure 12-11. Noise Filter Circuit





Figure 12-12. Timing of RXDAn Signal Judged as Noise



12.6 Dedicated Baud Rate Generator

The dedicated baud rate generator consists of a source clock selector block and an 8-bit programmable counter, and generates a serial clock during transmission and reception with UARTAn. Regarding the serial clock, a dedicated baud rate generator output can be selected for each channel.

There is an 8-bit counter for transmission and another one for reception.

(1) Baud rate generator configuration




Figure 12-13. Configuration of Baud Rate Generator

(a) Base clock

When the UAnCTL0.UAnPWR bit is 1, the clock selected by the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits is supplied to the 8-bit counter. This clock is called the base clock (fuclk).

(b) Serial clock generation

A serial clock can be generated by setting the UAnCTL1 register and the UAnCTL2 register (n = 0, 1). The base clock is selected by UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits. The frequency division value for the 8-bit counter can be set using the UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits.

(2) UARTAn control register 1 (UAnCTL1)

The UAnCTL1 register is an 8-bit register that selects the UARTAn base clock. This register can be read or written in 8-bit units. Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
UAnCTL1	0	0	0	0	UAnCKS3L	JAnCKS2	JAnCKS1	UAnCKS0
	UAnCKS3	UAnCKS2	UAnCKS1	UAnCKS0	Ba	ise clock (f	uclk) selec	ction
	0	0	0	0	fxx			
	0	0	0	1	fxx/2			
	0	0	1	0	fxx/4			
	0	0	1	1	fxx/8			
	0	1	0	0	fxx/16			
	0	1	0	1	fxx/32			
	0	1	1	0	fxx/64			
	0	1	1	1	fxx/128			
	1	0	0	0	fxx/256			
	1	0	0	1	fxx/512			
	1	0	1	0	fxx/1,024			
	1	0	1	1	External c	lock ^{Note} (A	SCKA0 pii	n)
		Other the	an above		Setting pr	ohibited		
te Only UART	A0 is valid	; setting U	IARTA1 is	prohibited	d.			

Caution Clear the UAnCTL0.UAnPWR bit to 0 before rewriting the UAnCTL1 register.

(3) UARTAn control register 2 (UAnCTL2)

The UAnCTL2 register is an 8-bit register that selects the baud rate (serial transfer speed) clock of UARTAn. This register can be read or written in 8-bit units. Reset sets this register to FFH.

Caution Clear the UAnCTL0.UAnPWR bit to 0 or clear the UAnTXE and UAnRXE bits to 00 before rewriting the UAnCTL2 register.

UAnCTL2 UAnBRS7 UAnBRS6 UAnBRS5 UAnBRS4 UAnBRS3 UAnBRS2 UAnBRS1 UAnBRS3 UAn UAn UAn UAn UAn UAn UAn UAnBRS3 UAnBRS3 UAnBRS1 UAnBRS1 UAnBRS3 UAn UAn UAn UAn UAn UAn UAn Default Serial 0 0 0 0 0 0 X X X Serial 0 0 0 0 0 X X X Serial 0 0 0 0 0 X X X Serial 0 0 0 0 0 X X X Serial 0 0 0 0 0 1 0 4 fucuk/4 0 0 0 0 1 1 0 6 fucuk/6 : : : : :		7	6		5	4	3		2	1	0
BRS7 BRS6 BRS5 BRS4 BRS3 BRS2 BRS1 BRS0 (k) clock 0 0 0 0 0 0 × × × × Setting prohibited 0 0 0 0 0 1 0 0 4 fucuk/4 0 0 0 0 0 1 0 1 5 fucuk/5 0 0 0 0 0 1 1 0 6 fucuk/5 0 0 0 0 1 1 0 6 fucuk/6 :	UAnCTL2	UAnBR	S7 UAnE	BRS6 UA	nBRS51	JAnBRS	4 UAnBl	RS3UAn	BRS2 U	AnBRS1	UAnBRS0
BRS7 BRS6 BRS5 BRS4 BRS3 BRS2 BRS1 BRS0 (k) clock 0 0 0 0 0 0 × × × × Setting prohibited 0 0 0 0 0 1 0 0 4 fucuk/4 0 0 0 0 0 1 0 1 5 fucuk/5 0 0 0 0 0 1 1 0 6 fucuk/5 0 0 0 0 1 1 0 6 fucuk/6 :						-					
0 0 0 0 0 0 0 × × × × prohibited 0 0 0 0 0 1 0 0 4 fucLx/4 0 0 0 0 0 1 0 1 5 fucLx/4 0 0 0 0 0 1 1 0 6 fucLx/6 : : : : : : : : : :		-	-	-	-		-	-	-		
0 0 0 0 0 1 0 0 4 fuclk/4 0 0 0 0 0 1 0 1 5 fuclk/5 0 0 0 0 0 1 1 0 6 fuclk/6 : : : : : : : : : :		BRS7	BRS6	BRS5	BRS4	BRS3	BRS2	BRS1	BRS0	(k)	
0 0 0 0 0 1 0 1 5 fuclx/5 0 0 0 0 0 1 1 0 6 fuclx/6 : : : : : : : : : : :		0	0	0	0	0	0	×	×	×	Setting prohibited
0 0 0 0 0 1 1 0 6 fuclk/6 : </td <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>4</td> <td>fuclk/4</td>		0	0	0	0	0	1	0	0	4	fuclk/4
		0	0	0	0	0	1	0	1	5	fuclk/5
		0	0	0	0	0	1	1	0	6	fuclk/6
1 1 1 1 1 1 1 0 0 252 fucls/252		:	:	:	:	:	:	:	:	:	:
		1	1	1	1	1	1	0	0	252	fuclк/252
1 1 1 1 1 1 1 0 1 253 fuclik/253		1	1	1	1	1	1	0	1	253	fuclк/253
1 1 1 1 1 1 1 1 0 254 fuclik/254		1	1	1	1	1	1	1	0	254	fuclк/254
1 1 1 1 1 1 1 1 1 1 255 fuclk/255		1	1	1	1	1	1	1	1	255	fuclк/255
											<u> </u>

(4) Baud rate

www.DataSheet4U.com

The baud rate is obtained by the following equation.

Baud rate =
$$\frac{f_{UCLK}}{2 \times k}$$
 [bps]

When using the internal clock, the equation will be as follows (when using the ASCKA0 pin as clock at UARTA0, calculate using the above equation).

Baud rate =
$$\frac{fxx}{2^{m+1} \times k}$$
 [bps]

Remark fucLk = Frequency of base clock selected by the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits fxx: Main clock frequency

- m = Value set using the UAnCTL1.UAnCKS3 to UAnCTL1.UAnCKS0 bits (m = 0 to 10)
- k = Value set using the UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (k = 4 to 255)

The baud rate error is obtained by the following equation.

Error (%) =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Target baud rate (correct baud rate)}} - 1\right) \times 100 [\%]$$

= $\left(\frac{\text{fuclk}}{2 \times \text{k} \times \text{Target baud rate}} - 1\right) \times 100 [\%]$

When using the internal clock, the equation will be as follows (when using the ASCKA0 pin as clock at UARTA0, calculate the baud rate error using the above equation).

Error (%) =
$$\left(\frac{f_{XX}}{2^{m+1} \times k \times \text{Target baud rate}} - 1\right) \times 100 \text{ [%]}$$

- Cautions 1. The baud rate error during transmission must be within the error tolerance on the receiving side.
 - 2. The baud rate error during reception must satisfy the range indicated in (5) Allowable baud rate range during reception.

To set the baud rate, perform the following calculation and set the UAnCTL1 and UAnCTL2 registers (when using internal clock).

<1> Set $k = fxx/(2 \times Target baud rate)$. Set m = 0.

<2> Set k = k/2 and m = m + 1 where $k \ge 256$.

<3> Repeat <2> until k < 256.

<4> Roundup the first decimal place of k.

If k = 256 by the roundup, perform $\langle 2 \rangle$ again (k will become 128).

<5> Set m to the UAnCTL1 register and k to the UAnCTL2 register.

Example: When fxx = 20 MHz and target baud rate = 153,600 bps $<1> k = 20,000,000/(2 \times 153,600) = 65.10..., m = 0$ <2>, <3> k = 65.10... < 256, m = 0 <4> Set value of UAnCTL2 register: k = 65 = 41H, set value of UAnCTL1 register: m = 0Actual baud rate = 20,000,000/(2 × 65) = 153,846 [bps] Baud rate error = {20,000,000/(2 × 65 × 153,600) - 1} × 100 = 0.160 [%]

The representative examples of baud rate settings are shown below.


Baud Rate	fxx = 20 MHz				fxx = 16 MHz	2	fxx = 10 MHz		
(bps)	UAnCTL1	UAnCTL2	ERR (%)	UAnCTL1	UAnCTL2	ERR (%)	UAnCTL1	UAnCTL2	ERR (%)
300	08H	82H	0.16	0AH	1AH	0.16	07H	82H	0.16
600	07H	82H	0.16	0AH	0DH	0.16	06H	82H	0.16
1,200	06H	82H	0.16	09H	0DH	0.16	05H	82H	0.16
2,400	05H	82H	0.16	08H	0DH	0.16	04H	82H	0.16
4,800	04H	82H	0.16	07H	0DH	0.16	03H	82H	0.16
9,600	03H	82H	0.16	06H	0DH	0.16	02H	82H	0.16
19,200	02H	82H	0.16	05H	0DH	0.16	01H	82H	0.16
31,250	01H	A0H	0.00	01H	80H	0.00	00H	A0H	0.00
38,400	01H	82H	0.16	00H	D0H	0.16	00H	82H	0.16
76,800	00H	82H	0.16	03H	0DH	0.16	00H	41H	0.16
153,600	00H	41H	0.16	02H	0DH	0.16	00H	21H	-1.36
312,500	00H	20H	0.00	00H	1AH	-1.54	00H	10H	0.00

Remark fxx: Main clock frequency ERR: Baud rate error (%)

(5) Allowable baud rate range during reception

The baud rate error range at the destination that is allowable during reception is shown below.

Caution The baud rate error during reception must be set within the allowable error range using the following equation.





As shown in Figure 12-14, the receive data latch timing is determined by the counter set using the UAnCTL2 register following start bit detection. The transmit data can be normally received if up to the last data (stop bit) can be received in time for this latch timing.

When this is applied to 11-bit reception, the following is the theoretical result.

 $FL = (Brate)^{-1}$

Brate: UARTAn baud rate (n = 0, 1)

k: Setting value of UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (n = 0, 1)

FL: 1-bit data length

Latch timing margin: 2 clocks

Minimum allowable transfer rate: FLmin = $11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k}FL$

Therefore, the maximum baud rate that can be received by the destination is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, obtaining the following maximum allowable transfer rate yields the following.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$

$$FLmax = \frac{21k - 2}{20 k} FL \times 11$$

Therefore, the minimum baud rate that can be received by the destination is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

255

Obtaining the allowable baud rate error for UARTAn and the destination from the above-described equations for obtaining the minimum and maximum baud rate values yields the following.

Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
4	+2.32%	-2.43%
8	+3.52%	-3.61%
20	+4.26%	-4.30%
50	+4.56%	-4.58%
100	+4.66%	-4.67%

+4.72%

Table 12-4. Maximum/Minimum Allowable Baud Rate Error


- **Remarks 1.** The reception accuracy depends on the bit count in 1 frame, the input clock frequency, and the division ratio (k). The higher the input clock frequency and the larger the division ratio (k), the higher the accuracy.
 - 2. k: Setting value of UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (n = 0, 1)

-4.72%

(6) Baud rate during continuous transmission

During continuous transmission, the transfer rate from the stop bit to the next start bit is usually 2 base clocks longer. However, timing initialization is performed via start bit detection by the receiving side, so this has no influence on the transfer result.





Assuming 1 bit data length: FL; stop bit length: FLstp; and base clock frequency: fuclk, we obtain the following equation.

FLstp = FL + 2/fuclk

Therefore, the transfer rate during continuous transmission is as follows.

Transfer rate = 11 × FL + (2/fuclk)

12.7 Cautions

- (1) When the clock supply to UARTAn is stopped (for example, in IDLE1, IDLE2, or STOP mode), the operation stops with each register retaining the value it had immediately before the clock supply was stopped. The TXDAn pin output also holds and outputs the value it had immediately before the clock supply was stopped. However, the operation is not guaranteed after the clock supply is resumed. Therefore, after the clock supply is resumed, the circuits should be initialized by setting the UAnCTL0.UAnPWR, UAnCTL0.UAnRXEn, and UAnCTL0.UAnTXEn bits to 000.
- (2) The RXDA1 and KR7 pins must not be used at the same time. To use the RXDA1 pin, do not use the KR7 pin. To use the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear PFCE91 bit to 0).
- (3) In UARTAn, the interrupt caused by a communication error does not occur. When performing the transfer of transmit data and receive data using DMA transfer, error processing cannot be performed even if errors (parity, overrun, framing) occur during transfer. Either read the UAnSTR register after DMA transfer has been completed to make sure that there are no errors, or read the UAnSTR register during communication to check for errors.
- (4) Start up the UARTAn in the following sequence.
 - <1> Set the UAnCTL0.UAnPWR bit to 1.
 - <2> Set the ports.
 - <3> Set the UAnCTL0.UAnTXE bit to 1, UAnCTL0.UAnRXE bit to 1.
- (5) Stop the UARTAn in the following sequence.
 - <1> Set the UAnCTL0.UAnTXE bit to 0, UAnCTL0.UAnRXE bit to 0.
 - <2> Set the ports and set the UAnCTL0.UAnPWR bit to 0 (it is not a problem if port setting is not changed).
- (6) In transmit mode (UAnCTL0.UAnPWR bit = 1 and UAnCTL0.UAnTXE bit = 1), do not overwrite the same value to the UAnTX register by software because transmission starts by writing to this register. To transmit the same value continuously, overwrite the same value.
- (7) In continuous transmission, the communication rate from the stop bit to the next start bit is extended 2 base clocks more than usual. However, the reception side initializes the timing by detecting the start bit, so the reception result is not affected.
- (8) If the break command is executed in the on-chip debug (OCD) mode and if UART receives data, an overrun error occurs.

CHAPTER 13 3-WIRE VARIABLE-LENGTH SERIAL I/O (CSIB)

The V850ES/HE2 has two channels of 3-wire serial interface (CSIB).

13.1 Features

- Transfer rate: 8 Mbps to 4.9 kbps (fxx = 20 MHz, using internal clock)
- \bigcirc Master mode and slave mode selectable
- \bigcirc 8-bit to 16-bit transfer, 3-wire serial interface
- Interrupt request signals (INTCBnT, INTCBnR) × 2
- $\bigcirc\,$ Serial clock and data phase switchable
- \bigcirc Transfer data length selectable in 1-bit units between 8 and 16 bits
- Transfer data MSB-first/LSB-first switchable
- O 3-wire transfer SOBn: Serial data output

SIBn: Serial data input


SCKBn: Serial clock I/O

Transmission mode, reception mode, and transmission/reception mode specifiable

Remark n = 0, 1

13.2 Configuration

The following shows the block diagram of CSIBn.





CSIBn includes the following hardware.

Table 13-1.	Configuration	of CSIBn
-------------	---------------	----------

Item	Configuration
Registers	CSIBn receive data register (CBnRX) CSIBn transmit data register (CBnTX)
Control registers	CSIBn control register 0 (CBnCTL0) CSIBn control register 1 (CBnCTL1) CSIBn control register 2 (CBnCTL2) CSIBn status register (CBnSTR)

(1) CSIBn receive data register (CBnRX)

The CBnRX register is a 16-bit buffer register that holds receive data.


This register is read-only, in 16-bit units.

The receive operation is started by reading the CBnRX register in the reception enabled status.

If the transfer data length is 8 bits, the lower 8 bits of this register are read-only in 8-bit units as the CBnRXL register.

Reset sets this register to 0000H.

In addition to reset input, the CBnRX register can be initialized by clearing (to 0) the CBnPWR bit of the CBnCTL0 register.



(2) CSIB transmit data register (CBnTX)

The CBnTX register is a 16-bit buffer register used to write the CSIBn transfer data.

This register can be read or written in 16-bit units.

The transmit operation is started by writing data to the CBnTX register in the transmission enabled status.

If the transfer data length is 8 bits, the lower 8 bits of this register are read-only in 8-bit units as the CBnTXL register.

Reset sets this register to 0000H.

15 8 7 0 CBnTX	After reset 0000H	R/W Address:	CB0TX FFFFFD06H, CB1T>	X FFFFFD16H
	15		8 7	0
	CBnTX (n = 0, 1)			

 Remark
 The communication start conditions are shown below.

 Transmission mode (CBnTXE bit = 1, CBnRXE bit = 0):
 Write to CBnTX register

 Transmission/reception mode (CBnTXE bit = 1, CBnRXE bit = 1):
 Write to CBnTX register

 Reception mode (CBnTXE bit = 0, CBnRXE bit = 1):
 Read from CBnRX register

(1/3)

13.3 Registers

The following registers are used to control CSIBn.

- CSIBn control register 0 (CBnCTL0)
- CSIBn control register 1 (CBnCTL1)
- CSIBn control register 2 (CBnCTL2)
- CSIBn status register (CBnSTR)

(1) CSIBn control register 0 (CBnCTL0)

CBnCTL0 is a register that controls the CSIBn serial transfer operation.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 01H.

CBnCTL0		6	5 CBnRXE ^{Note}		3	2	1 CBnTMS ^{Note}	0 CBnSCE
	CBNPWR	CBUIXE	CBNRXE	CBUDIK	0	0	CBUIMS	CBNSCE
(n = 0, 1)								
	CBnPWR		•	cation of CSI				
	0		•	tion and rese	et the CE	InSTR reg	gister	
	1		SIBn opera					
	The CB	nPWR bit c	ontrols the	CSIBn opera	ation and	resets th	e internal ciro	cuit.
	CBnTXE ^{Note}		•	ation of trans	mit oper	ation disa	ble/enable	
	0		ansmit ope					
	1	Enable tra	ansmit oper	ation				
	The SO	Bn output i	s low level	when the CB	nTXE bit	is 0.		
	CBnRXE ^{Note}		Specific	ation of recei	ive opera	ation disa	ble/enable	
	0	Disable re	eceive oper	ation				
	1	Enable re	ceive opera	ation				
	even wh	en the pres	scribed data		ed in ord	er to disa	interrupt is c ble the receiv ted.	
lote These bits set at the s	-				t bit = 0	. Howev	rer, CBnPW	R bit = 1 can a
	cibly sus	-	ansmissio	on/receptio	n, clea	r the (CBnPWR	bit instead o

(2/3)

CBnDIR ^{Note}	Specification of transfer direction mode (MSB/LSB)
0	MSB-first transfer
1	LSB-first transfer
CBnTMS ^{Note}	Transfer mode specification
0	Single transfer mode
1	Continuous transfer mode
Even if t request If the ne 1), it is ig commun is not sta CBbTSF [In continu The con commun enabled If recept continuo receptio CBnRX Therefor	ious transfer mode] tinuous transmission is enabled by writing the next transmit data during iication (CBnSTR.CBnTSF bit = 1). Writing the next transmission data is after a transmission enable interrupt (INTCBnT) occurrence. ion-only communication is set (CBnTXE bit = 0, CBnRXE bit = 1) in the us transfer mode, the next reception is started continuously after a n complete interrupt (INTCBnR) regardless of the read operation of the

Г

Г

www.DataSheet4U.com

(3/3)

CBnSCE	Specification of start transfer disable/enable	
0	Communication start trigger invalid	
1	Communication start trigger valid	
 In mast This bit (a) In s tran The (b) In s (c) In c (c) In c (c) In c (c) In c (c) In slave This bit Set the [Usage of In single 	er mode enables or disables the communication start trigger. ingle transmission or transmission/reception mode setting of the CBnSCE bit has no influence on communication operation. ingle reception mode ar the CBnSCE bit to 0 before reading the last receive data because eption is started by reading the receive data (CBnRX register) to disable reception startup ^{Note 1} . ontinuous reception mode ar the CBnSCE bit to 0 one communication clock before reception of the data is completed to disable the reception startup after the last data is sived ^{Note 2} . mode enables or disables the communication start trigger. CBnSCE bit to 1.	
 In contin <1>Cle. inte <2>Rea <3>Rea ack <4>Afte disa To o 	dummy-reading the CBnRX register. huous reception mode ar the CBnSCE bit to 0 during the reception of the last data by INTCBnR rrupt servicing. ad the CBnRX register. ad the last reception data by reading the CBnRX register after nowledging the CBnTIR interrupt. er confirming the CBnSTR.CBnTSF bit = 0, clear the CBnRXE bit to 0 to able reception. continue reception, set the CBnSCE bit to 1 to wait for the next reception dummy-reading the CBnRX register.	
Notes 1. If the CBnS	CE bit is read while it is 1, the next communication operation is started	d.
	This is not all some data to an an an an an and a share all all the fame that a summer	مما مطلكم ممثلما
2. The CBnSC	E bit is not cleared to 0 one communication clock before the comp	letion of the la

(2) CSIBn control register 1 (CBnCTL1)

CBnCTL1 is an 8-bit register that controls the CSIBn serial transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	7	6	5	4	3	2	1	0
CBnCTL1	0	0	0	CBnCKP	CBnDAP	CBnCKS2	CBnCKS1	CBnCKS0
(n = 0, 1)					0			
		CBnCKP	CBnDAP			on of data tra ning in relatio		
	Communicat type 1	ion O	0	SCKBn (I/O) SOBn (output) SIBn capture	 <u>X ⊡7</u> X		<u>4 X D3 X D2</u> ↑ ↑	<u>↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ </u>
	Communicat type 2	ion O		SCKBn (I/O) SOBn (output) SIBn capture	<u>\</u> <u>\</u> 17 <u>\</u> 107 <u>\</u> 106	∫ ∫_D5 (D4) ↑ ↑		
	Communicat type 3	ion 1	0	SCKBn (I/O) SOBn (output) SIBn capture			<u>4 (D3 (D2</u>)	<u></u> (<u>D1</u> (<u>D0</u> ↑ ↑
	Communicat type 4	ion 1	1	SCKBn (I/O) SOBn (output) SIBn capture		<u>↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ </u>		<u>→1 X D0</u>
	CBnCKS2	CBnCKS1	CBnCKS) Com	nunication	n clock	Mo	ode
				n = 0		n = 1	_	
	0	0	0	fxx/2			Master	mode
	0	0	1	fxx/4			Master	mode
	0	1	0	fxx/8			Master	mode
	0	1	1	fxx/16			Master	mode
	1	0	0	fxx/32			Master	mode
	1	0	1	fxx/64			Master	mode
	1	1	0	f _{BRG} Note	TM	P0 (TOP01) Master	mode
	1	1	1	External c	lock (SCK	(Bn)	Slave n	node

Caution The CBnCTL1 register can be rewritten only when the CBnCTL0.CBnPWR bit = 0.

(3) CSIBn control register 2 (CBnCTL2)

CBnCTL2 is an 8-bit register that controls the number of CSIBn serial transfer bits. This register can be read or written in 8-bit units. Reset sets this register to 00H.

Caution The CBnCTL2 register can be rewritten only when the CBnCTL0.CBnPWR bit = 0 or when both the CBnTXE and CBnRXE bits = 0.


	7	6	5	4	3	2	1	0
CBnCTL2	0	0	0	0	CBnCL3	CBnCL2	CBnCL1	CBnCL0
(n = 0, 1)								
	CBnCL3	CBnCL2	CBnCL1	CBnCL0	S	erial registe	er bit length	ı
	0	0	0	0	8 bits			
	0	0	0	1	9 bits			
	0	0	1	0	10 bits			
	0	0	1	1	11 bits			
	0	1	0	0	12 bits			
	0	1	0	1	13 bits			
	0	1	1	0	14 bits			
	0	1	1	1	15 bits			
	1	×	×	×	16 bits			
Remarks 1. If the	e number	of transfer	bits is ot	her than 8	8 or 16, pr	epare and	d use data	stuffed from
	of the CB				<i>,</i> ,	•		
2 × 0	lon't care							

Preliminary User's Manual U17720EJ1V0UD

(a) Transfer data length change function

The CSIBn transfer data length can be set in 1-bit units between 8 and 16 bits using the CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits.

When the transfer bit length is set to a value other than 16 bits, set the data to the CBnTX or CBnRX register starting from the LSB, regardless of whether the transfer start bit is the MSB or LSB. Any data can be set for the higher bits that are not used, but the receive data becomes 0 following serial transfer.



(4) CSIBn status register (CBnSTR)

CBnSTR is an 8-bit register that displays the CSIBn status.

This register can be read or written in 8-bit or 1-bit units, but the CBnTSF flag is read-only. Reset sets this register to 00H.

In addition to reset input, the CBnSTR register can be initialized by clearing (0) the CBnCTL0.CBnPWR bit.

After res	et 00H F	R/W Ad	ldress: CE	BOSTR FFF	FFD03H, C	B1STR FF	FFFD13H	ł	
	7	6	5	4	3	2	1	0	
CBnSTR	CBnTSF	0	0	0	0	0	0	CBnOVE	
(n = 0, 1)									
	CBnTSF			Commu	inication st	atus flag			
	0	Communi	Communication stopped						
	1	Communi	cating						
	is perfor	register, and during reception, it is set when a dummy read of the CBnRX register is performed. When transfer ends, this flag is cleared to 0 at the last edge of the clock.							
			Overrun error flag						
	1	Overrun	111						
	 An overrun error occurs when the next reception starts without reading the value of the receive buffer by CPU, upon completion of the receive operation. The CBnOVE flag displays the overrun error occurrence status in this case. The CBnOVE bit is valid also in the single transfer mode. Therefore, when only using transmission, note the following. Do not check the CBnOVE flag. Read this bit even if reading the reception data is not required. The CBnOVE flag is cleared by writing 0 to it. It cannot be set even by writing 1 to it. 								

13.4 Interrupt Request Signals

CSIBn can generate the following two types of interrupt request signals.

- Reception complete interrupt request signal (INTCBnR)
- Transmission enable interrupt request signal (INTCBnT)

Of these two interrupt request signals, the reception complete interrupt request signal has the higher priority by default, and the priority of the transmission enable interrupt request signal is lower.

Table 13-2.	Interrupts	and Their	Default	Priority
-------------	------------	-----------	---------	----------

Interrupt	Priority				
Reception complete	High				
Transmission enable	Low				

(1) Reception complete interrupt request signal (INTCBnR)

When receive data is transferred to the CBnRX register while reception is enabled, the reception complete interrupt request signal is generated.

This interrupt request signal can also be generated if an overrun error occurs.

When the reception complete interrupt request signal is acknowledged and the data is read, read the CBnSTR register to check that the result of reception is not an error.

In the single transfer mode, the INTCBnR interrupt request signal is generated upon completion of transmission, even when only transmission is executed.

(2) Transmission enable interrupt request signal (INTCBnT)

In the continuous transmission or continuous transmission/reception mode, transmit data is transferred from the CBnTX register and, as soon as writing to CBnTX has been enabled, the transmission enable interrupt request signal is generated.


In the single transmission and single transmission/reception modes, the INTCBnT interrupt is not generated.

13.5 Operation

www.DataSheet4U.com


13.5.1 Single transfer mode (master mode, transmission/reception mode)

This section shows a case of MSB first (CBnCTL0.CBnDIR bit = 0), communication type 1 (see **13.3 (2) CSIBn** control register 1 (CBnCTL1), and transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).




13.5.2 Single transfer mode (master mode, reception mode)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 1 (see **13.3 (2) CSIBn control register 1 (CBnCTL1)**, transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).



13.5.3 Continuous mode (master mode, transmission/reception mode)


This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 3 (see **13.3 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).



Preliminary User's Manual U17720EJ1V0UD


13.5.4 Continuous mode (master mode, reception mode)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 2 (see **13.3 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).




13.5.5 Continuous reception mode (error)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 2 (see **13.3 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).



13.5.6 Continuous mode (slave mode, transmission/reception mode)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 2 (see **13.3 (2) CSIBn control register 1 (CBnCTL1)**), transfer data length = 8 bits (CBnCTL2.CSnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).




To continue transfer, repeat steps (5) to (7) before (8).

```
Remark n = 0, 1
```


13.5.7 Continuous mode (slave mode, reception mode)

This section shows the case using MSB first (CBnCTL0.CBnDIR bit = 0) and communication type 1 (see 13.3 (2) CSIBn control register 1 (CBnCTL1)), transfer data length = 8 bits (CBnCTL2.CBnCL3 to CBnCTL2.CBnCL0 bits = 0, 0, 0, 0).



13.5.8 Clock timing

www.DataSheet4U.com



www.	.Dat	aShe	eet4L	J.com
------	------	------	-------	-------

		(2/2)
	(3) Communication type 3 (CBnCKP = 1, CBnDAP = 0)	
S		
-	IBn A A A A A A A A A A A A A A A A A A A	
S	GOBn pin D7 D6 D5 D4 D3 D2 D1 D0	
R	Reg-R/W	
ll ir	NTCBnT	
ll ir	NTCBnR nterrupt ^{Note 2}	
C	CBnTSF bit	
	(4) Communication type 4 (CBnCKP = 1, CBnDAP = 1)	
ŝ	CKBn pin	
S	GOBn pin D7 D6 D5 D4 D3 D2 D1 D0	
R	Reg-R/W	
ll ir	NTCBnT	
	NTCBnR nterrupt ^{Note 2}	
C	CBnTSF bit	
Notes 1. 2.	The INTCBnT interrupt is set when the data written to the transmit buffer is transferred to the data shift register in the continuous transmission or continuous transmission/reception modes. In the single transmission or single transmission/reception modes, the INTCBnT interrupt request signal is not generated, but the INTCBnR interrupt request signal is generated upon completion or communication. The INTCBnR interrupt occurs if reception is correctly completed and receive data is ready in the CBnRX register while reception is enabled, and if an overrun error occurs. In the single mode, the INTCBnR interrupt request signal is generated even in the transmission mode, upon completion or communication.	e s of e
Caution	In communication type 4, the CBnTSF bit is cleared half a SCKBn clock after generation of a INTCBnR interrupt request signal.	n
Remark	n = 0, 1	

13.6 Output Pin Status with Operation Disabled

(1) SCKBn pin

When CSIBn operation is disabled (CBnCTL0.CBnPWR bit = 0), the SCKBn pin output status is as follows.

CBnCKS2	CBnCKS1	CBnCKS0	CBnCKP	SCKBn Pin Output
1	1	1	×	High impedance
	Other than above	1	0	Fixed to high level
			1	Fixed to low level

Remarks 1. The output level of the SCKBn pin changes if any of the CBnCTL1.CBnCKP and CBnCKS2 to CBnCKS0 bits is rewritten.

- **2.** n = 0, 1
- **3.** \times : don't care

(2) SOBn pin

When CSIBn operation is disabled (CBnPWR bit = 0), the SOBn pin output status is as follows.


CBnTXE	CBnDAP	CBnDIR	SOBn Pin Output
0	×	×	Fixed to low level
1	0	×	SOBn latch value (low level)
	1	0	CBnTX register value (MSB)
		1	CBnTX register value (LSB)

- Remarks 1. The SOBn pin output changes when any one of the CBnCTL0.CBnTXE, CBnCTL0.CBnDIR bits, and CBnCTL1.CBnDAP bit is rewritten.
 - **2.** n = 0, 1
 - **3.** \times : don't care

13.7 Operation Flow


www.DataSheet4U.com

(1) Single transmission




(2) Single reception


www.DataSheet4U.com




(3) Single transmission/reception




(4) Continuous transmission



(5) Continuous reception



(6) Continuous transmission/reception



13.8 Baud Rate Generator

The clock generated by the baud rate generator (prescaler 3) is supplied to the watch timer and CSIB0.


(1) Prescaler mode register 0 (PRSM0)

The PRSM0 register controls generation of the baud rate signal for CSIB. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

550140	7	6	5	4	3	2	-	0
PRSM0	0	0	0	BGCE0	0	0	BGCS01	BGCS00
	BGCE0			Ba	aud rate ou	itput		
	0	Disabled						
	1	Enabled						
	BGCS01	BGCS00		Count clo	ck selection	n (fegcs)		
					5 MHz		4 MH	łz
	0	0	fx		200 ns		250	าร
	0	1	fx/2		400 ns		500	าร
	1	0	fx/4		800 ns		1 <i>µ</i> s	3
	1	1	fx/8		1.6 <i>μ</i> s		2 µ:	3

(2) Prescaler compare register 0 (PRSCM0)

The PRSCM0 register is an 8-bit compare registers. This register can be read or written in 8-bit units. Reset sets this register to 00H.



13.8.1 Baud rate generation

The transmission/reception clock is generated by dividing the main clock. The baud rate generated from the main clock is obtained by the following equation.

$$f_{BRG} = \frac{f_{XX}}{2^{k+1} \times N}$$

Remark	fbrg:	BRG count clock
--------	-------	-----------------

fxx: Main clock oscillation frequency

k: PRSM0 register setting value = 0 to 3

N: PRSCM0 register setting value = 1 to 256

However, N = 256 only when PRSCM0 register is set to 00H.

13.9 Cautions

Registers to which rewriting during operation are prohibited are shown below.

- CBnCTL0 register: CBnTXE, CBnRXE, CBnDIR, CBnTMS bits
- CBnCTL1 register: CBnCKP, CBnDAP, CBnCKS2 to CBnCKS0 bits
- CBnCTL2 register: CBnCL3 to CBnCL0 bits
- (2) In communication type 2 and 4 (CBnCTL1.CBnDAP bit = 1), the CBnSTR.CBnTSF bit is cleared half a SCKBn clock after occurrence of a reception complete interrupt (INTCBnR).

In the single transfer mode, writing the next transmit data is ignored during communication (CBnTSF bit = 1), and the next communication is not started. Also if reception-only communication (CBnCTL0.CBnTXE bit = 0, CBnCTL0.CBnRXE bit = 1) is set, the next communication is not started even if the receive data is read during communication (CBnTSF bit = 1).

Therefore, when using the single transfer mode with communication type 2 or 4 (CBnDAP bit = 1), pay particular attention to the following.

- To start the next transmission, confirm that CBnTSF bit = 0 and then write the transmit data to the CBnTX register.
- To perform the next reception continuously when reception-only communication (CBnTXE bit = 0, CBnRXE bit = 1) is set, confirm that CBnTSF bit = 0 and then read the CBnRX register.

Or, use the continuous transfer mode instead of the single transfer mode. Use of the continuous transfer mode is recommended especially for using DMA.

Remark n = 0, 1

CHAPTER 14 INTERRUPT/EXCEPTION PROCESSING FUNCTION

The V850ES/HE2 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and can process a total of 41 interrupt requests.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850ES/HE2 can process interrupt request signals from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).

14.1 Features

 \bigcirc Interrupts

- Non-maskable interrupts: 2 sources
- Maskable interrupts: External: 8, Internal: 31 sources
- 8 levels of programmable priorities (maskable interrupts)
- Multiple interrupt control according to priority
- Masks can be specified for each maskable interrupt request.
- Noise elimination, edge detection, and valid edge specification for external interrupt request signals.

○ Exceptions

- Software exceptions: 32 sources
- Exception trap: 2 sources (illegal opcode exception, debug trap)

Interrupt/exception sources are listed in Table 14-1.

Туре	Classification	Default Priority	Name	Trigger	Generating Unit	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	RESET pin input Reset input by internal source	RESET	0000H	0000000H	Undefined	-
Non-	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
maskable		-	INTWDT2	WDT2 overflow	WDT2	0020H	00000020H	Note 1	-
Software	Exception	-	TRAP0n ^{Note 2}	TRAP instruction	-	004nH ^{Note 2}	00000040H	nextPC	-
exception		-	TRAP1n ^{Note 2}	TRAP instruction	-	005nH ^{Note 2}	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal opcode/ DBTRAP instruction	-	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTLVI	Low voltage detection	POCLVI	0080H	0000080H	nextPC	LVIIC
		1	INTP0	External interrupt pin input edge detection (INTP0)	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	External interrupt pin input edge detection (INTP1)	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	External interrupt pin input edge detection (INTP2)	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	External interrupt pin input edge detection (INTP3)	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	External interrupt pin input edge detection (INTP4)	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	External interrupt pin input edge detection (INTP5)	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	External interrupt pin input edge detection (INTP6)	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTP7	External interrupt pin input edge detection (INTP7)	Pin	0100H	00000100H	nextPC	PIC7
		9	INTTQ00V	TMQ0 overflow	TMQ0	0110H	00000110H	nextPC	TQ00VIC
		10	INTTQ0CC0	TMQ0 capture 0/compare 0 match	TMQ0	0120H	00000120H	nextPC	TQ0CCIC0
		11	INTTQ0CC1	TMQ0 capture 1/compare 1 match	TMQ0	0130H	00000130H	nextPC	TQ0CCIC1
		12	INTTQ0CC2	TMQ0 capture 2/compare 2 match	TMQ0	0140H	00000140H	nextPC	TQ0CCIC2
		13	INTTQ0CC3	TMQ0 capture 3/compare 3 match	TMQ0	0150H	00000150H	nextPC	TQ0CCIC3
		14	INTTP0OV	TMP0 overflow	TMP0	0160H	00000160H	nextPC	TP0OVIC
		15	INTTP0CC0	TMP0 capture 0/compare 0 match	TMP0	0170H	00000170H	nextPC	TP0CCIC0
		16	INTTP0CC1	TMP0 capture 1/compare 1 match	TMP0	0180H	00000180H	nextPC	TP0CCIC1
		17	INTTP10V	TMP1 overflow	TMP1	0190H	00000190H	nextPC	TP10VIC
		18	INTTP1CC0	TMP1 capture 0/compare 0 match	TMP1	01A0H	000001AH	nextPC	TP1CCIC0
		19	INTTP1CC1	TMP1 capture 1/compare 1 match	TMP1	01B0H	000001B0H	nextPC	TP1CCIC1
		20	INTTP2OV	TMP2 overflow	TMP2	01C0H	000001C0H	nextPC	TP2OVIC
		21	INTTP2CC0	TMP2 capture 0/compare 0 match	TMP2	01D0H	000001D0H	nextPC	TP2CCIC0

Table 14-1. Interrupt Source List (1/2)

Notes 1. For the restoring in the case of INTWDT2, see 14.2.2 (2) From INTWDT2 signal.

2. n = 0H to FH

Туре	Classification	Default Priority	Name	Trigger	Generating Unit	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	22	INTTP2CC1	TMP2 capture 1/compare 1 match	TMP2	01E0H	000001E0H	nextPC	TP2CCIC1
		23	INTTP3OV	TMP3 overflow	TMP3	01F0H	000001F0H	nextPC	TP3OVIC
		24	INTTP3CC0	TMP3 capture 0/compare 0 match	ТМР3	0200H	00000200H	nextPC	TP3CCIC0
		25	INTTP3CC1	TMP3 capture 1/compare 1 match	ТМРЗ	0210H	00000210H	nextPC	TP3CCIC1
		26	INTTM0EQ0	TMM0 compare match	ТММ0	0220H	00000220H	nextPC	TM0EQIC0
		27	INTCB0R	CSIB0 reception completion	CSIB0	0230H	00000230H	nextPC	CBORIC
		28	INTCB0T	CSIB0 consecutive transmission write enable	CSIB0	0240H	00000240H	nextPC	CB0TIC
		29	INTCB1R	CSIB1 reception completion	CSIB1	0250H	00000250H	nextPC	CB1RIC
		30	INTCB1T	CSIB1 consecutive transmission write enable	CSIB1	0260H	00000260H	nextPC	CB1TIC
		31	INTUA0R	UARTA0 reception completion	UARTA0	0270H	00000280H	nextPC	UA0RIC
		32	INTUA0T	UARTA0 transmission enable	UARTA0	0280H	00000280H	nextPC	UA0TIC
		33	INTUA1R	UARTA1 reception completion/UARTA1 reception error	UARTA1	0290H	00000290H	nextPC	UA1RIC
		34	INTUA1T	UARTA1 transmission enable	UARTA1	02A0H	000002A0H	nextPC	UA1TIC
		35	INTAD	A/D conversion completion	A/D	02BH	000002B0H	nextPC	ADIC
		36	INTKR	Key return interrupt request	KR	0300H	00000300H	nextPC	KRIC
		37	INTWTI	Watch timer interval	WT	0310H	00000310H	nextPC	WTIIC
		38	INTWT	Watch timer reference time	WT	0320H	00000320H	nextPC	WTIC

Table 14-1. Interrupt Source List (2/2)

Remarks 1. Default Priority: The priority order when two or more maskable interrupt requests occur at the same time. The highest priority is 0.

The priority order of non-maskable interrupt is INTWDT2 > NMI.

- Restored PC: The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when interrupt servicing is started. Note, however, that the restored PC when a non-maskable or maskable interrupt is acknowledged while one of the following instructions is being executed does not become the nextPC (if an interrupt is acknowledged during interrupt execution, execution stops, and then resumes after the interrupt servicing has finished).
 - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
 - Division instructions (DIV, DIVH, DIVU, DIVHU)
 - PREPARE, DISPOSE instructions (only if an interrupt is generated before the stack pointer is updated)

nextPC: The PC value that starts the processing following interrupt/exception processing.

 The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC – 4).

14.2 Non-Maskable Interrupts

A non-maskable interrupt request signal is acknowledged unconditionally, even when interrupts are in the interrupt disabled (DI) status. An NMI is not subject to priority control and takes precedence over all the other interrupt request signals.

This product has the following two non-maskable interrupt request signals.

- NMI pin input (NMI)
- Non-maskable interrupt request signal generated by overflow of watchdog timer (INTWDT2)

The valid edge of the NMI pin can be selected from four types: "rising edge", "falling edge", "both edges", and "no edge detection".

The function of the NMI pin is enabled by setting the PMC0.PMC02 bit to 1 and the INTF0.INTF02 bit and INTR0.INTR02 bit to a desired value, and specifying a desired valid edge.

The non-maskable interrupt request signal generated by overflow of watchdog timer 2 (INTWDT2) functions when the WDTM2.WDM21 and WDTM2.WDM20 bits are set to "01".

If two or more non-maskable interrupt request signals occur at the same time, the interrupt with the higher priority is serviced, as follows (the interrupt request signal with the lower priority is ignored).

INTWDT2 > NMI

If a new NMI or INTWDT2 request signal is issued while an NMI is being serviced, it is serviced as follows.

(1) If new NMI request signal is issued while NMI is being serviced

The new NMI request signal is held pending, regardless of the value of the PSW.NP bit. The pending NMI request signal is acknowledged after the NMI currently under execution has been serviced (after the RETI instruction has been executed).


(2) If INTWDT2 request signal is issued while NMI is being serviced


The INTWDT2 request signal is held pending if the NP bit remains set (1) while the NMI is being serviced. The pending INTWDT2 request signal is acknowledged after the NMI currently under execution has been serviced (after the RETI instruction has been executed).

If the NP bit is cleared (0) while the NMI is being serviced, the newly generated INTWDT2 request signal is executed (the NMI servicing is stopped).

Caution For the non-maskable interrupt servicing executed by the non-maskable interrupt request signal (INTWDT2), see 14.2.2 (2) From INTWDT2 signal.

Figure 14-1. Non-Maskable Interrupt Request Signal Acknowledgment Operation (1/2)








14.2.1 Operation

If a non-maskable interrupt request signal is generated, the CPU performs the following processing, and transfers control to the handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes exception code (0010H, 0020H) to the higher halfword (FECC) of ECR.
- <4> Sets the PSW.NP and PSW.ID bits to 1 and clears the PSW.EP bit to 0.
- <5> Sets the handler address (00000010H, 0000020H) corresponding to the non-maskable interrupt to the PC, and transfers control.

The servicing configuration of a non-maskable interrupt is shown in Figure 14-2.





14.2.2 Restore

(1) From NMI pin input

Execution is restored from the NMI servicing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from FEPC and FEPSW, respectively, because the PSW.EP bit is 0 and the PSW.NP bit is 1.
- <2> Transfers control back to the address of the restored PC and PSW.

Figure 14-3 illustrates how the RETI instruction is processed.






Figure 14-3. RETI Instruction Processing

(2) From INTWDT2 signal

Restoring from non-maskable interrupt servicing executed by the non-maskable interrupt request (INTWDT2) by using the RETI instruction is disabled. Execute the following software reset processing.






14.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt servicing is under execution.

This flag is set when a non-maskable interrupt request signal has been acknowledged, and masks non-maskable interrupt requests to prohibit multiple interrupts from being acknowledged.



14.3 Maskable Interrupts

Maskable interrupt request signals can be masked by interrupt control registers. The V850ES/HE2 has 39 maskable interrupt sources.

If two or more maskable interrupt request signals are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers (programmable priority control).

When an interrupt request signal has been acknowledged, the acknowledgment of other maskable interrupt request signals is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt service routine, the interrupt enabled (EI) status is set, which enables servicing of interrupts having a higher priority than the interrupt request signal in progress (specified by the interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

To enable multiple interrupts, however, save EIPC and EIPSW to memory or general-purpose registers before executing the EI instruction, and execute the DI instruction before the RETI instruction to restore the original values of EIPC and EIPSW.

14.3.1 Operation

If a maskable interrupt occurs, the CPU performs the following processing, and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the PSW. ID bit to 1 and clears the PSW. EP bit to 0.
- <5> Sets the handler address corresponding to each interrupt to the PC, and transfers control.

The maskable interrupt request signal masked by INTC and the maskable interrupt request signal generated while another interrupt is being serviced (while the PSW.NP bit = 1 or the PSW.ID bit = 1) are held pending inside INTC. In this case, servicing a new maskable interrupt is started in accordance with the priority of the pending maskable interrupt request signal if either the maskable interrupt is unmasked or the NP and ID bits are cleared to 0 by using the RETI or LDSR instruction.

How maskable interrupts are serviced is illustrated below.




Figure 14-5. Maskable Interrupt Servicing

14.3.2 Restore

Recovery from maskable interrupt servicing is carried out by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 0 and the PSW.NP bit is 0.
- <2> Transfers control to the address of the restored PC and PSW.

Figure 14-6 illustrates the processing of the RETI instruction.




Figure 14-6. RETI Instruction Processing

14.3.3 Priorities of maskable interrupts


The INTC performs multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupt request signals are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, see **Table 14-1 Interrupt/Exception Source List**. The programmable priority control customizes interrupt request signals into eight levels by setting the priority level specification flag.

Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the El instruction in the interrupt service program) to set the interrupt enable mode.

Remark xx: Identification name of each peripheral unit (see Table 14-2 Interrupt Control Register (xxICn))

n: Peripheral unit number (see Table 14-2 Interrupt Control Register (xxICn)).








Figure 14-7. Example of Processing in Which Another Interrupt Request Signal Is Issued While an Interrupt Is Being Serviced (2/2)







14.3.4 Interrupt control register (xxICn)

The xxICn register is assigned to each interrupt request signal (maskable interrupt) and sets the control conditions for each maskable interrupt request.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 47H.

Caution Disable interrupts (DI) or mask the interrupt to read the xxICn.xxIFn bit. If the xxIFn bit is read while interrupts are enabled (EI) or while the interrupt is unmasked, the correct value may not be read when acknowledging an interrupt and reading the bit conflict.

	7	6	5	4	3	2	1	0			
xxICn	xxlFn	xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0			
	xxlFn			Interru	pt reques	t flag ^{Note}					
	0	Interrupt r	equest not	issued							
	1	Interrupt r	equest issu	led							
	xxMKn										
	0	Interrupt s	errupt servicing enabled								
	1	Interrupt s	nterrupt servicing disabled (pending)								
	xxPRn2	xxPRn1	xxPRn0		Interrupt	priority spec	ification bit				
	0	0	0	Specifies	level 0 (hi	ghest).					
	0	0	1	Specifies	level 1.						
	0	1	0	Specifies	level 2.						
	0	1	1	Specifies	level 3.						
	1	0	0	Specifies	level 4.						
	1	0	1	Specifies	level 5.						
	1	1	0	Specifies	level 6.						
	1	1	1	Specifies	level 7 (lo	west).					
The flag xxIFr	n is reset a	automatica	ally by the	hardware	e if an inte	errupt requ	est signal	is acknowle			
-							-				

The addresses and bits of the interrupt control registers are as follows.

Table 14-2. Interrupt Control Registers (xxICn)

7 6 5 4 3 2 1 0 FFFFF10H LVIIE LVIIE LVIIEN LVIIEN LVIIENI PPR01	Address	Register			•		it	-		
FFFFF10H LVIIC LVIIR LVIIR LVIIR LVIIR1 PPR01	Address	riegister	7	6	5			2	1	0
FFFFF112H PICO PIFO PMK0 0 0 PPR02 PPR01 PPR01 PPR01 PPR01 PPR01 PPR02 FFFFF114H PIC2 PIF2 PMK2 0 0 0 PPR22 PPR21 PPR23 PPR31 PPR30 FFFFF12H PIC3 PIF3 PMK5 0 0 0 PPR22 PPR31 PPR30 FFFF12H PIC3 PIF3 PMK5 0 0 0 0 T00CVPR1 T00CCVPR1 T00CCVPR1 T0										-
FFFFF114H PIC1 PIE1 PMK1 0 0 PPR12 PPR11 PPR21 PPR31 PPR31<						-				
FFFFF116H PIC2 PIE2 PMK2 0 0 0 PPR22 PPR21 PPR31 PPR30 FFFFF11AH PIC3 PIE3 PMK4 0 0 0 PPR32 PPR31 PPR30 FFFFF11AH PIC3 PIE5 PMK5 0 0 0 PPR32 PPR31 PPR30 FFFFF12H PIC3 PIE5 PMK7 0 0 0 PPR32 PPR31 PPR30 FFFF12H PIC3 PIE5 PMK7 0 0 0 T000CCPR2 T000CPR1 T000VPR FFFF12H T000CCIC1 T000CCIF1 T000CCIM1 0 0 0 T000CCPR3 T000CCPR1 T000CCPR3 T000CCPR3 T000CPR3 T000CPR3 T000CCPR3 T000CCPR3 T000CPR3 T000CPR3 T000CPR3 T000CCPR3 T000CPR3 T000CPR3										
FFFFF11BH PIC3 PIR3 PMK3 0 0 0 PPR32 PPR31 PPR30 FFFFF11BH PIC4 PIF4 PMK4 0 0 0 PPR42 PPR41 PPR40 FFFFF11CH PIC5 PIF6 PMK6 0 0 0 PPR52 PPR51 PPR50 FFFFF12H PIC6 PIF6 PMK7 0 0 0 PPR62 PPR51 PPR50 FFFFF12H TQAOCVIC TQOCVIF TQOCVIKK 0 0 0 TQACCPR2 TQACCPR1 TQACCPR1 TQACCPR1 TQACCPR1 TQACCPR1 TQACCPR2 TQACCPR2 TQACCPR2 TQACCPR2 TQACCPR2 TQACCPR2 TQACCPR1 TQACCPR2 TQACCPR2 TQACCPR3 TQ										
FFFFF11AH PIC4 PIK4 PMK4 0 0 0 PPR42 PPR41 PPR40 FFFFF11CH PIC5 PIF5 PMK5 0 0 0 PPR52 PPR51 PPR50 FFFFF12H PIC6 PIF6 PMK6 0 0 0 PPR22 PPR51 PPR50 FFFF12H PIC7 PIF7 PMK7 0 0 0 PPR22 PR01 PPR50 FFFF12H TQ0CVIC TQ0CVIF TQ0CVIK TQ0CVIK 0 0 TQ0CVPR2 TQ0CVPR1 TQ0CVPR1 TQ0CVPR1 TQ0CVPR1 TQ0CCPR1 TPQCCPR1 TPQCCPR1 TP										
FFFFF11CH PICS PIFS PMKS 0 0 0 PPR52 PPR51 PPR50 FFFFF11EH PIC6 PIF6 PMK6 0 0 0 PPR62 PPR61 PPR60 FFFFF12H PIC7 PIF7 PMK7 0 0 0 PPR72 PPR71 PPR70 FFFF12H TQOCCIC0 TQOCCIF0 TQOCCMK0 0 0 0 TQOCCPR2 TQOCCPR1 TQOCCPR1 TQOCCPR1 TQOCCPR1 TQOCCPR1 TQOCCPR1 TQOCCPR2 TQOCCPR2 TQOCCPR2 TQOCCPR2 TQOCCPR2 TQOCCPR2 TQOCCPR3 TQOCCP										
FFFFF11EH PIC6 PIF6 PMK6 0 0 PPR62 PPR61 PPR60 FFFFF12H PIC7 PIF7 PMK7 0 0 0 PPR72 PPR71 PPR70 FFFFF12H TQGOVIC TQGOVIF TQGOCIF0 TQGCCIF0 TQGCCIF0 TQGCCIF0 TQGCCIF1 TQGCCIF1 TQGCCIF1 TQGCCIF1 TQGCCIF1 TQGCCIF2 TQGCCFR1 TQGCCPR1 TQGCCPR1 TQGCCPR1 TQGCCPR2 TQGCCPR2 TQGCCPR2 TQGCCPR2 TQGCCPR2 TQGCCPR2 TQGCCPR2 TQGCCPR3 TQGCCPR1<										
FFFFF12H PIC7 PIC7 PIC7 PIC7 PIC7 PPR71 PPR70 PPR71 PPR71 PPR70 PPR71 PPR70 PPR71 P										
FFFFF12H TQ0OVIC TQ0OVIFI TQ0OVIRI TQ0CCPRI TPOOVCRI TPOOVRI TQ0CCPRI TPOOVRI TQ0CCPRI TPOOVRI TPOOVRI TQ0CCPRI TPOOVRI TPOOV										
FFFFF124H TQ0CCIC0 TQ0CCIP0 TQ0CCPR01 TQ0CCPR02 TQ0CCPR01 TQ0CCPR02 TQ0CCPR01 TPQCCPR02 TQ0CCPR02 TQ0CCPR01 TPQCCPR02 TQ0CCPR01 TPQCCPR02 TP0CVPR1 TP0CVPR1 TP0CCPR02 TP0CCPR01 TP0CCPR02 TP0CCPR01 TP0CCPR02 TP0CCPR01 TP1CVPR1 TP1OVPR2 TP1OVPR1 TP1OVPR1 TP1OVPR2 TP1OVPR1										
FFFFF126H TQOCCICI TQOCCIF1 TQOCCMK1 0 0 TQOCCPR12 TQOCCPR11 TPOCVPR11 TPOCVPR11 TPOCVPR11 TPOCVPR11 TPOCCPR11	FFFFF122H	TQ0OVIC	TQ00VIF	TQ0OVMK				TQ00VPR2	TQ00VPR1	TQ0OVPR0
FFFFF128H TQOCCIC2 TQOCCIF2 TQOCCPR2 TQOCCPR3 TPOCVPR1 TPOCVPR4 TPOCCPR1 TPOCCPR1 TPOCCPR1 TPOCCPR1 TPOCCPR1 TPOCCPR1 TPOCCPR1 TPOCCPR1 TP1CP0 TP1CCPR1 TP1CCPR1 TP1CCPR1 TP1CCPR1 TP1CCPR1 TP1CCPR1 TP1CCPR1	FFFFF124H	TQ0CCIC0	TQ0CCIF0	TQ0CCMK0	0	0	0	TQ0CCPR02	TQ0CCPR01	TQ0CCPR00
FFFFF12AH TQQCCIC3 TQQCCIF3 TQQCCMK3 0 0 TQQCCPR32 TQQCCPR31 TP30VFR3 TP30VFR3 TP30VFR3 TP30VFR3 TP30VFR3 TP30VFR3 TP30VFR3 <		TQ0CCIC1	TQ0CCIF1	TQ0CCMK1	0	0	0	TQ0CCPR12	TQ0CCPR11	TQ0CCPR10
FFFFF12CH TPOOVIC TPOOVIF TPOOVIK 0 0 TPOOVPR1 TPOOVPR1 TPOOVPR1 FFFFF12EH TPOCCIC0 TPOCCIP0 TPOCCMK0 0 0 TPOCCPR02 TPOCCPR01 TPOCCPR01 FFFFF132H TPIOCIC1 TPOCCIP1 TPOCCMK1 0 0 TPIOCPR02 TPIOCPR11 TPOCCPR01 FFFFF132H TPIOVIC TPIOUIF TPIOVMK 0 0 0 TPIOCPR12 TPIOVPR1 TPIOVPR1 FFFFF132H TPIOUIC TPIOUIF TPIOUKK 0 0 0 TPICCPR02 TPICCPR01 TPICCPR1 FFFFF134H TPICCIC1 TPICCIP1 TPICCMK4 0 0 0 TP2CVPR2 TP2OVPR1 TP2OVPR1 FFFF138H TP2OVIC TP2CVIF TP2OVMK 0 0 0 TP2CCPR02 TP2CCPR01 TP2CCPR1 FFFF138H TP3OVIC TP3OVIF TP3OVMK 0 0 0 TP3CCPR02 TP3CCPR01 TP3CCPR01 TP3CCPR01 TP3	FFFFF128H	TQ0CCIC2	TQ0CCIF2	TQ0CCMK2	0	0	0	TQ0CCPR22	TQ0CCPR21	TQ0CCPR20
FFFFF12EH TPOCCIC0 TPOCCIP0 TPOCCMK0 0 0 0 TPOCCPR02 TPOCCPR01 TPOCCPR01 FFFFF130H TPOCCIC1 TPOCCIP1 TPOCCIR1 TPOCCMK1 0 0 0 TPOCCPR12 TPOCCPR11 TPOCCPR11 TPOCCPR11 TPOCCPR11 TPOCCPR12 TPOCPR11 TPOCPR1 FFFFF132H TP1OVIC TP10VIF TP10VIK 0 0 0 TP10VPR2 TP10VPR1 TP10VPR1 TP10VPR1 FFFFF132H TP1CCIC0 TP1CCIP0 TP1CCMK0 0 0 TP1CCPR02 TP1CCPR01 TP1CCPR1 FFFF138H TP20VIC TP20VIF TP20VMK 0 0 0 TP20CPR02 TP20VPR1 TP20VPR1 FFFF138H TP20VIC TP20CIC1 TP20CK60 0 0 0 TP20CPR02 TP20CPR11 TP20CPR1 FFFF138H TP30VIC TP30VIF TP30VMK 0 0 0 TP30CPR12 TP30CPR1 TP30VPR1 TP30VPR1 TP30VPR1 TP30CPR1	FFFFF12AH	TQ0CCIC3	TQ0CCIF3	TQ0CCMK3	0	0	0	TQ0CCPR32	TQ0CCPR31	TQ0CCPR30
FFFFF130H TPOCCIC1 TPOCCIF1 TPOCCMK1 0 0 0 TPOCCPR12 TPOCCPR11 TPOCCPR1 FFFFF132H TP1OVIC TP1OVIC TP1OVIF TP1OVMK 0 0 TP1OVPR2 TP1OVPR1 TP1OVPR1 FFFFF132H TP1CCIC0 TP1CCIF0 TP1CCMK0 0 0 TP1CCPR02 TP1CCPR01 TP1CCPR01 FFFFF136H TP1CCIC1 TP1CCIF1 TP1CCMK1 0 0 0 TP1CCPR02 TP1CCPR01 TP1CCPR01 FFFF138H TP2CVIC TP2OVIF TP2OVMK 0 0 0 TP2CVPR2 TP2CVPR1 TP2CVPR1 FFFF138H TP2CCIC1 TP2CCIF0 TP2CCMK0 0 0 TP2CCPR02 TP2CCPR01 TP2CCPR0 FFFF138H TP3OVIC TP3OVIF TP3OVMK 0 0 0 TP3CCPR02 TP3CCPR01 TP3CCPR0 FFFF134H TP3OVIC TP3OVIF TP3CCMK1 0 0 0 TP3CCPR02 TP3CCPR01 TP3CCPR0 <	FFFFF12CH	TP0OVIC	TP00VIF	TP0OVMK	0	0	0	TP00VPR2	TP0OVPR1	TP0OVPR0
FFFFF132H TP10VIC TP10VIF TP10VMK 0 0 TP10VPR2 TP10VPR1 TP10VPR1 FFFFF134H TP1CCIC0 TP1CCIF0 TP1CCMK0 0 0 0 TP1CCPR02 TP1CCPR01 TP1CCPR01 FFFFF134H TP1CCIC1 TP1CCIF1 TP1CCMK1 0 0 0 TP1CCPR02 TP1CCPR01 TP1CCPR01 TP1CCPR01 FFFF136H TP2CVIC TP2CVIF TP2CVMK 0 0 0 TP2CVPR2 TP2CVPR1 TP2CVPR1 FFFF138H TP2CCIC0 TP2CCIF0 TP2CVMK 0 0 0 TP2CCPR02 TP2CCPR01 TP2CCPR01 FFFF138H TP2CCIC1 TP2CCIF0 TP2CVMK 0 0 0 TP3CVPR2 TP3CVPR1 TP3CVPR FFFF134H TP3CVIC TP3CVIF TP3CVMK 0 0 0 TP3CVPR2 TP3CVPR1 TP3CVPR FFFF134H TP3CVIC1 TP3CCIF1 TP3CVMK 0 0 0 TP3CCPR02 TP3CCPR01	FFFFF12EH	TP0CCIC0	TP0CCIF0	TP0CCMK0	0	0	0	TP0CCPR02	TP0CCPR01	TP0CCPR00
FFFFF134H TP1CCIC0 TP1CCIF0 TP1CCMK0 0 0 0 TP1CCPR02 TP1CCPR01 TP2CVPR1 TP20VPR1 TP20VPR1 TP20VPR1 TP20CPR01 TP2CCPR01 TP2CCPR01 TP2CCPR01 TP2CCPR01 TP2CCPR02 TP3CVPR1 TP30VPR1 TP30VPR1 TP30VPR1 TP30VPR1 TP30VPR1 TP30CPR02 TP30CPR01 TP30CPR02 TP30CPR01 TP30CPR02 TP30CPR01 TP30CPR01 TP30CPR01 TP30CPR0	FFFFF130H	TP0CCIC1	TP0CCIF1	TP0CCMK1	0	0	0	TP0CCPR12	TP0CCPR11	TP0CCPR10
FFFFF136H TP1CCIC1 TP1CCIF1 TP1CCMK1 0 0 TP1CCPR12 TP1CCPR11 TP1CCPR11 TP1CCPR11 FFFFF138H TP2OVIC TP2OVIF TP2OVMK 0 0 0 TP2OVPR2 TP2OVPR1 TP2OVPR1 FFFFF138H TP2CCIC0 TP2CCIF0 TP2CCMK0 0 0 0 TP2CCPR02 TP2CCPR01 TP3CCPR02 TP3CCPR01 TP3CCPR01 <td>FFFFF132H</td> <td>TP10VIC</td> <td>TP10VIF</td> <td>TP10VMK</td> <td>0</td> <td>0</td> <td>0</td> <td>TP10VPR2</td> <td>TP10VPR1</td> <td>TP1OVPR0</td>	FFFFF132H	TP10VIC	TP10VIF	TP10VMK	0	0	0	TP10VPR2	TP10VPR1	TP1OVPR0
FFFFF138H TP2OVIC TP2OVIF TP2OVMK 0 0 0 TP2OVPR2 TP2OVPR1 TP2OVPR1 FFFFF13AH TP2CCIC0 TP2CCIF0 TP2CCMK0 0 0 0 TP2CCPR02 TP2CCPR01 TP2CCPR01 FFFFF13CH TP2CCIC1 TP2CCIF1 TP2CCMK1 0 0 0 TP2CCPR12 TP2CCPR01 TP2CCPR01 FFFFF13CH TP2CCIC1 TP2CCIF1 TP2CCMK1 0 0 0 TP2CCPR12 TP2CCPR11 TP2CCPR1 FFFF13CH TP3OVIC TP3OVIF TP3OVMK 0 0 0 TP3OVPR2 TP3OVPR1 TP2CCPR11 TP2CCPR1 FFFF14CH TP3CCIC1 TP3CCIF0 TP3CCMK0 0 0 0 TP3CCPR02 TP3CCPR01 TP3CCPR01 FFFF142H TP3CCIC1 TP3CCIF1 TP3CCMK1 0 0 0 TM0EQPR02 TM0EQPR01 TM0EQPR01 TM0EQPR01 TM0EQPR01 TM0EQPR01 TM0EQPR01 TM0EQPR01 TM0EQPR01 TM0EQPR01 TM0EQPR0	FFFFF134H	TP1CCIC0	TP1CCIF0	TP1CCMK0	0	0	0	TP1CCPR02	TP1CCPR01	TP1CCPR00
FFFFF13AH TP2CCIC0 TP2CCIF0 TP2CCMK0 0 0 0 TP2CCPR02 TP2CCPR01 TP3CVPR1	FFFFF136H	TP1CCIC1	TP1CCIF1	TP1CCMK1	0	0	0	TP1CCPR12	TP1CCPR11	TP1CCPR10
FFFFF13CHTP2CCIC1TP2CCIF1TP2CCMK1000TP2CCPR12TP2CCPR12TP2CCPR11TP2CCPR11TP2CCPR11FFFFF13EHTP3OVICTP3OVIFTP3OVIFTP3OVMK000TP3OVPR2TP3OVPR1TP3OVPR1FFFF13EHTP3CCIC0TP3CCIF0TP3CCIF0TP3CCMK0000TP3CCPR02TP3CCPR01TP3CCPR01FFFF142HTP3CCIC1TP3CCIF1TP3CCMK1000TP3CCPR12TP3CCPR11TP3CCPR11FFFF142HTM0EQIC0TM0EQIF0TM0EQMK0000TM0EQPR02TM0EQPR01TM0EQPRFFFF144HCB0RICCB0RIFCB0RMK000CB0RPR2CB0RPR1CB0RPR4FFFF148HCB0TICCB0TIFCB0TMK000CB1RPR2CB1RP11CB1RPR4FFFF14AHCB1RICCB1RIFCB1RMK000CB1RPR2CB1RP11CB1RPR4FFFF14CHCB1TICCB1TIFCB1TMK000CB1RPR2CB1TP11CB1RPR4FFFF14CHUA0RICUA0RIFUA0RMK000UA0RPR2UA0RPR1UA0RPR4FFFF150HUA0RICUA0RIFUA0RMK000UA0RPR2UA0RPR1UA0RPR4FFFF152HUA1RICUA1RIFUA1RMK000UA1RPR1UA1RPR4FFFF156HADICADIFADMK000ADPR2ADPR1ADPR0 <t< td=""><td>FFFFF138H</td><td>TP2OVIC</td><td>TP2OVIF</td><td>TP2OVMK</td><td>0</td><td>0</td><td>0</td><td>TP2OVPR2</td><td>TP2OVPR1</td><td>TP2OVPR0</td></t<>	FFFFF138H	TP2OVIC	TP2OVIF	TP2OVMK	0	0	0	TP2OVPR2	TP2OVPR1	TP2OVPR0
FFFFF13EHTP3OVICTP3OVIFTP3OVMK000TP3OVPR2TP3OVPR1TP3OVPR1TP3OVPR1FFFFF13EHTP3CCIC0TP3CCIF0TP3CCIF0TP3CCMK0000TP3CCPR02TP3CCPR01TP3CCPR01FFFFF142HTP3CCIC1TP3CCIF1TP3CCMK1000TP3CCPR02TP3CCPR01TP3CCPR01FFFFF142HTM0EQIC0TM0EQIF0TM0EQMK0000TM0EQPR02TM0EQPR01TM0EQPR01FFFFF144HCB0RICCB0RIFCB0RMK000CB0RPR2CB0RPR1CB0RPR0FFFFF148HCB0TICCB0TIFCB0TMK000CB0TPR2CB0RPR1CB0RPR0FFFFF144HCB1RICCB1RIFCB1RMK000CB1RPR2CB1RPR1CB1RPR0FFFFF144HCB1RICCB1RIFCB1TMK000CB1RPR2CB1RPR1CB1RPR0FFFFF144HUA0RICUA0RIFUA0RMK000CB1RPR2CB1RPR1CB1RPR0FFFFF144HUA0RICUA0RIFUA0RMK000UA0RPR1UA0RPR0FFFFF144HUA0RICUA0RIFUA0RIK000UA0RPR1UA0RPR0FFFFF154HUA0RICUA0RIFUA0RIK000UA0RPR1UA0RPR0FFFFF154HUA1RICUA1RIFUA1TMK000UA1TPR2UA1RPR1UA1RPR0FFFFF156HADICADIFADMK <td>FFFFF13AH</td> <td>TP2CCIC0</td> <td>TP2CCIF0</td> <td>TP2CCMK0</td> <td>0</td> <td>0</td> <td>0</td> <td>TP2CCPR02</td> <td>TP2CCPR01</td> <td>TP2CCPR00</td>	FFFFF13AH	TP2CCIC0	TP2CCIF0	TP2CCMK0	0	0	0	TP2CCPR02	TP2CCPR01	TP2CCPR00
FFFFF140HTP3CCIC0TP3CCIF0TP3CCMK00000TP3CCPR02TP3CCPR01TP3CCPR01TP3CCPR0FFFFF142HTP3CCIC1TP3CCIF1TP3CCIF1TP3CCMK1000TP3CCPR12TP3CCPR11TP3CCPR1FFFFF144HTM0EQIC0TM0EQIF0TM0EQMK0000TM0EQPR02TM0EQPR01TM0EQPR0FFFFF146HCB0RICCB0RIFCB0RMK000CB0RPR2CB0RPR1CB0RPR0FFFFF148HCB0TICCB0TIFCB0TMK000CB0TPR2CB0TPR1CB0TPR0FFFFF14AHCB1RICCB1RIFCB1RMK000CB1RPR2CB1RPR1CB1RPR0FFFFF14CHCB1TICCB1TIFCB1TMK000CB1TPR2CB1TPR1CB1RPR0FFFFF14CHCB1TICCB1TIFCB1TMK000UA0RPR2UA0RPR1UA0RPR0FFFFF14CHUA0RICUA0RIFUA0RMK000UA0RPR2UA0RPR1UA0RPR0FFFFF150HUA0TICUA0TIFUA0TMK000UA1TPR1UA1TPR0FFFFF152HUA1RICUA1RIFUA1TMK000UA1TPR2UA1TPR1UA1TPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFF160HKRICKRIFKRMK000KRPR1KRPR0	FFFFF13CH	TP2CCIC1	TP2CCIF1	TP2CCMK1	0	0	0	TP2CCPR12	TP2CCPR11	TP2CCPR10
FFFFF142HTP3CCIC1TP3CCIF1TP3CCMK1000TP3CCPR12TP3CCPR12TP3CCPR11TP3CCPR11TP3CCPRFFFFF144HTM0EQIC0TM0EQIF0TM0EQMK0000TM0EQPR02TM0EQPR01TM0EQPR01FFFFF146HCB0RICCB0RIFCB0RMK000CB0RPR2CB0RPR1CB0RPR1FFFFF148HCB0TICCB0TIFCB0TMK000CB0TPR2CB0TPR1CB0TPR1FFFFF148HCB1RICCB1RIFCB1RMK000CB1RPR2CB1RPR1CB1RPR1FFFFF14AHCB1RICCB1RIFCB1TMK000CB1TPR2CB1TPR1CB1RPR1FFFFF14CHCB1TICCB1TIFCB1TMK000UA0RPR2UA0RPR1UA0RPR1FFFFF14CHCB1TICCB1TIFCB1TMK000UA0RPR2UA0RPR1UA0RPR1FFFFF14CHCB1TICUA0RIFUA0RMK000UA0RPR2UA0RPR1UA0RPR1FFFFF150HUA0RICUA0TIFUA0TMK000UA1RPR2UA1RPR1UA1RPR1FFFFF152HUA1RICUA1RIFUA1TMK000UA1TPR2UA1RPR1UA1RPR1FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF13EH	TP3OVIC	TP3OVIF	TP3OVMK	0	0	0	TP3OVPR2	TP3OVPR1	TP3OVPR0
FFFFF144HTM0EQIC0TM0EQIF0TM0EQMK00000TM0EQPR02TM0EQPR01TM0EQPR01TM0EQPR01FFFFF146HCB0RICCB0RIFCB0RMK000CB0RPR2CB0RPR1CB0RPR0FFFFF148HCB0TICCB0TIFCB0TMK000CB0TPR2CB0TPR1CB0TPR0FFFFF148HCB0TICCB1RIFCB1RMK000CB1RPR2CB1RPR1CB1RPR0FFFFF14AHCB1TICCB1TIFCB1TMK000CB1TPR2CB1TPR1CB1RPR0FFFFF14EHUA0RICUA0RIFUA0RMK000UA0RPR2UA0RPR1UA0RPR0FFFFF150HUA0TICUA0TIFUA0TMK000UA1RPR2UA1RPR1UA1RPR0FFFFF152HUA1RICUA1RIFUA1RMK000UA1TPR2UA1RPR1UA1RPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF140H	TP3CCIC0	TP3CCIF0	TP3CCMK0	0	0	0	TP3CCPR02	TP3CCPR01	TP3CCPR00
FFFFF146HCBORICCBORIFCBORMK000CBORPR2CBORPR1CBORPR1FFFFF148HCBOTICCBOTIFCBOTMK000CBOTPR2CBOTPR1CBOTPR0FFFFF148HCB1RICCB1RIFCB1RMK000CB1RPR2CB1RPR1CB1RPR0FFFFF14CHCB1TICCB1TIFCB1TMK000CB1TPR2CB1RPR1CB1RPR0FFFFF14CHCB1TICCB1TIFCB1TMK000CB1TPR2CB1TPR1CB1TPR0FFFFF14EHUA0RICUAORIFUAORMK000UAORPR2UAORPR1UAORPR0FFFFF150HUAOTICUAOTIFUAOTMK000UAOTPR2UAOTPR1UAORPR0FFFFF152HUA1RICUA1RIFUA1RMK000UA1TPR2UA1RPR1UA1RPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF142H	TP3CCIC1	TP3CCIF1	TP3CCMK1	0	0	0	TP3CCPR12	TP3CCPR11	TP3CCPR10
FFFFF148HCB0TICCB0TIFCB0TMK000CB0TPR2CB0TPR1CB0TPR0FFFFF14AHCB1RICCB1RIFCB1RMK000CB1RPR2CB1RPR1CB1RPR0FFFFF14CHCB1TICCB1TIFCB1TMK000CB1TPR2CB1TPR1CB1TPR0FFFFF14CHCB1TICCB1TIFCB1TMK000CB1TPR2CB1TPR1CB1TPR0FFFFF14EHUA0RICUA0RIFUA0RMK000UA0RPR2UA0RPR1UA0RPR0FFFFF150HUA0TICUA0TIFUA0TMK000UA1TPR2UA1TPR1UA1TPR0FFFFF152HUA1RICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1TPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF144H	TM0EQIC0	TM0EQIF0	TM0EQMK0	0	0	0	TM0EQPR02	TM0EQPR01	TM0EQPR00
FFFFF14AHCB1RICCB1RIFCB1RMK000CB1RPR2CB1RPR1CB1RPR1FFFFF14CHCB1TICCB1TIFCB1TMK000CB1TPR2CB1TPR1CB1TPR1FFFFF14CHCB1TICCB1TIFCB1TMK000CB1TPR2CB1TPR1CB1TPR1FFFFF14EHUA0RICUA0RIFUA0RMK000UA0RPR2UA0RPR1UA0RPR1FFFFF150HUA0TICUA0TIFUA0TMK000UA0TPR2UA0TPR1UA0RPR1FFFFF152HUA1RICUA1RIFUA1RMK000UA1RPR2UA1RPR1UA1RPR1FFFFF154HUA1TICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1TPR1FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF146H	CB0RIC	CB0RIF	CB0RMK	0	0	0	CB0RPR2	CB0RPR1	CB0RPR0
FFFFF14CHCB1TICCB1TIFCB1TMK000CB1TPR2CB1TPR1CB1TPR0FFFFF14EHUA0RICUA0RIFUA0RMK000UA0RPR2UA0RPR1UA0RPR0FFFFF150HUA0TICUA0TIFUA0TMK000UA0TPR2UA0TPR1UA0RPR0FFFFF152HUA1RICUA1RIFUA1RMK000UA1RPR2UA1RPR1UA1RPR0FFFFF154HUA1TICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1TPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF148H	CB0TIC	CB0TIF	CB0TMK	0	0	0	CB0TPR2	CB0TPR1	CB0TPR0
FFFFF14EHUAORICUAORIFUAORMK000UAORPR2UAORPR1UAORPR1FFFFF150HUAOTICUAOTIFUAOTMK000UAOTPR2UAOTPR1UAOTPR0FFFFF152HUA1RICUA1RIFUA1RMK000UA1RPR2UA1RPR1UA1RPR0FFFFF152HUA1TICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1RPR0FFFFF154HUA1TICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1TPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF14AH	CB1RIC	CB1RIF	CB1RMK	0	0	0	CB1RPR2	CB1RPR1	CB1RPR0
FFFFF150HUA0TICUA0TIFUA0TMK000UA0TPR2UA0TPR1UA0TPR0FFFFF152HUA1RICUA1RIFUA1RMK000UA1RPR2UA1RPR1UA1RPR0FFFFF154HUA1TICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1TPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF14CH	CB1TIC	CB1TIF	CB1TMK	0	0	0	CB1TPR2	CB1TPR1	CB1TPR0
FFFFF152HUA1RICUA1RIFUA1RMK000UA1RPR2UA1RPR1UA1RPR1FFFFF154HUA1TICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1TPR1FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF14EH	UA0RIC	UA0RIF	UA0RMK	0	0	0	UA0RPR2	UA0RPR1	UA0RPR0
FFFFF154HUA1TICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1TPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF150H	UA0TIC	UA0TIF	UA0TMK	0	0	0	UA0TPR2	UA0TPR1	UA0TPR0
FFFFF154HUA1TICUA1TIFUA1TMK000UA1TPR2UA1TPR1UA1TPR0FFFFF156HADICADIFADMK000ADPR2ADPR1ADPR0FFFFF160HKRICKRIFKRMK000KRPR2KRPR1KRPR0	FFFFF152H	UA1RIC	UA1RIF	UA1RMK	0	0	0	UA1RPR2	UA1RPR1	UA1RPR0
FFFF156H ADIC ADIF ADMK 0 0 0 ADPR2 ADPR1 ADPR0 FFFF160H KRIC KRIF KRMK 0 0 0 KRPR2 KRPR1 KRPR0	FFFFF154H			UA1TMK			0			UA1TPR0
FFFFF160H KRIC KRIF KRMK 0 0 0 KRPR2 KRPR1 KRPR0		ADIC								ADPR0
										WTIPR0
FFFFF164H WTIC WTIF WTMK 0 0 0 WTPR2 WTPR1 WTPR0										WTPR0

14.3.5 Interrupt mask registers 0 to 2 (IMR0 to IMR2)

The IMR0 to IMR2 registers set the interrupt mask state for the maskable interrupts. The xxMKn bit of the IMR0 to IMR2 registers is equivalent to the xxICn.xxMKn bit.

The IMRm register can be read or written in 16-bit units (m = 0 to 2).

If the higher 8 bits of the IMRm register are used as an IMRmH register and the lower 8 bits as an IMRmL register, these registers can be read or written in 8-bit or 1-bit units (m = 0 to 2).

Reset sets these registers to FFFFH.

Caution The device file defines the xxICn.xxMKn bit as a reserved word. If a bit is manipulated using the name of xxMKn, the contents of the xxICn register, instead of the IMRm register, are rewritten (as a result, the contents of the IMRm register are also rewritten).

	15	14	10		FFFFF104			
	15	14	13	12	11	10	9	8
IMR2 (IMR2H ^{Note})	1	1	1	1	1	WTMK	WTIMK	KRMK
	7	6	5	4	3	2	1	0
IMR2L	1	1	1	1	ADMK	UA1TMK	UA1RMK	UA0TMK
After r	eset: FFFF	H R/W	Addres		FFFFF102I FFFFF102		FFFFF10	3H
	15	14	13	12	11	10	9	8
IMR1 (IMR1H ^{Note})	UA0RMK	CB1TMK	CB1RMK	CB0TMK	CB0RMK	TM0EQMK0	TP3CCMK1	TP3CCMK0
	7	6	5	4	3	2	1	0
IMR1L	TP3OVMK	TP2CCMK1	TP2CCMK0	TP2OVMK	TP1CCMK1	TP1CCMK0	TP10VMK	TP0CCMK1
	15	14	13	12	FFFFF10	10	9	8
		14						8
IMR0 (IMR0H ^{Note})	TP0CCMK0 7	TP0OVMK 6	1Q0CCMK3 5	TQ0CCMK2	IQOCCMK1 3	TQOCCMK0 2		PMK7
	, PMK6	PMK5	PMK4	4 PMK3	PMK2	PMK1	1 PMK0	0 LVIMK
IMR0L								
IMR0L	xxMKn		Sett	ing of inter	rupt mask f	lag		
IMROL	xxMKn 0	Interrupt	Sett servicing e	0	rupt mask f	lag		

14.3.6 In-service priority register (ISPR)


The ISPR register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request signal is acknowledged, the bit of this register corresponding to the priority level of that interrupt request signal is set to 1 and remains set while the interrupt is serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request signal having the highest priority is automatically reset to 0 by hardware. However, it is not reset to 0 when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only, in 8-bit or 1-bit units.

Reset sets this register to 00H.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI).



14.3.7 ID flag

This flag controls the maskable interrupt's operating state, and stores control information regarding enabling or disabling of interrupt request signals. An interrupt disable flag (ID) is assigned to the PSW.

Reset sets this flag to 00000020H.

			8	7	6	5	4	3	2	1	0
PSW		0		NP	EP	ID	SAT	CY	OV	S	Z
	ID	Specification	n of maskable	interr	upt se	rvicir	ng ^{Note}	,			
	O Maskable interrupt request signal acknowledgment enabled										
	1	Maskable interrupt request signa	l acknowledgr	nent o	disable	ed (p	endin	g)			
This the F Non- a ma The	bit is set to 1 RETI instructi maskable in askable interr interrupt rec	lag (ID) function by the DI instruction and cleared on or LDSR instruction when refe terrupt request signals and excep upt request signal is acknowledg quest signal generated during t then the xxICn.xxIFn bit is set to 1	erencing the ptions are ac ed, the ID fla he acknowle	PSW knov ag is edgm	/. vledg autor ent c	ed ro natic disat	egarc ally soled	dless set to perio	s of th o 1 by	nis fla v har	ag. W dware

14.3.8 Watchdog timer mode register 2 (WDTM2)

This register can be read or written in 8-bit units (for details, see CHAPTER 10 FUNCTIONS OF WATCHDOG TIMER 2).

Reset sets this register to 67H.

After res	et: 67H	R/W	Address: F	FFFF6D0H	ł							
	7	6	5	4	3	2	1	0				
WDTM2	0	WDM21	WDM20	0	0	0	0	0				
	WDM21	M21 WDM20 Selection of watchdog timer operation mode										
	0 0 Stops operation											
	0 1 Non-maskable interrupt request mode											
	1	×	Reset mod	de (initial-va	alue)							

14.4 Software Exception

A software exception is generated when the CPU executes the TRAP instruction, and can always be acknowledged.

14.4.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- <4> Sets the PSW.EP and PSW.ID bits to 1.
- <5> Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC, and transfers control.

Figure 14-9 illustrates the processing of a software exception.




Figure 14-9. Software Exception Processing

The handler address is determined by the TRAP instruction's operand (vector). If the vector is 00H to 0FH, it becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.


14.4.2 Restore


Recovery from software exception processing is carried out by the RETI instruction.

By executing the RETI instruction, the CPU carries out the following processing and shifts control to the restored PC's address.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 1.
- <2> Transfers control to the address of the restored PC and PSW.

Figure 14-10 illustrates the processing of the RETI instruction.





14.4.3 EP flag

The EP flag is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.


After res	et: 00000020H									
	31	8	7	6	5	4	3	2	1	0
PSW		0	NP	EP	ID	SAT	CY	٥٧	S	Z
	EP	Exception processing status								
	0	Exception processing not in progress.								
	1	Exception processing in progress.								

14.5 Exception Trap

An exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the V850ES/HE2, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an exception trap.

14.5.1 Illegal opcode definition

The illegal instruction has an opcode (bits 10 to 5) of 111111B, a sub-opcode (bits 26 to 23) of 0111B to 1111B, and a sub-opcode (bit 16) of 0B. An exception trap is generated when an instruction applicable to this illegal instruction is executed.



Caution Since it is possible to assign this instruction to an illegal opcode in the future, it is recommended that it not be used.

(1) Operation

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine.

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers control.

Figure 14-11 illustrates the processing of the exception trap.




Figure 14-11. Exception Trap Processing

(2) Restore

Recovery from an exception trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.


<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the address indicated by the restored PC and PSW.

Caution DBPC and DBPSW can be accessed only during the interval between the execution of the illegal opcode and the DBRET instruction.

Figure 14-12 illustrates the restore processing from an exception trap.





14.5.2 Debug trap

A debug trap is an exception that is generated when the DBTRAP instruction is executed and is always acknowledged.


(1) Operation

Upon occurrence of a debug trap, the CPU performs the following processing.

- <1> Saves restored PC to DBPC.
- <2> Saves current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets handler address (0000060H) for debug trap to PC and transfers control.

Figure 14-13 shows the debug trap processing format.





(2) Restoration


Restoration from a debug trap is executed with the DBRET instruction. With the DBRET instruction, the CPU performs the following steps and transfers control to the address of the restored PC.


<1> The restored PC and PSW are read from DBPC and DBPSW.

<2> Control is transferred to the fetched address of the restored PC and PSW.

Caution DBPC and DBPSW can be accessed only during the interval between the execution of the DBTRAP instruction and the DBRET instruction.

Figure 14-14 shows the processing format for restoration from a debug trap.





14.6 External Interrupt Request Input Pins (NMI and INTP0 to INTP7)

14.6.1 Noise elimination

(1) Eliminating noise on NMI pin

The NMI pin has an internal noise elimination circuit that uses analog delay. Therefore, the input level of the NMI pin is not detected as an edge unless it is maintained for a specific time or longer. Therefore, an edge is detected after specific time.

The NMI pin can be used to release the STOP mode. In the STOP mode, noise is not eliminated by using the system clock because the internal system clock is stopped.

(2) Eliminating noise on INTP0 to INTP7 pins

The INTP0 to INTP7 pins have an internal noise elimination circuit that uses analog delay. Therefore, the input level of the NMI pin is not detected as an edge unless it is maintained for a specific time or longer. Therefore, an edge is detected after specific time.

14.6.2 Edge detection

The valid edge of each of the NMI and INTP0 to INTP7 pins can be selected from the following four.

- Rising edge
- Falling edge
- Both rising and falling edges
- No edge detected

The edge of the NMI pin is not detected after reset. Therefore, the interrupt request signal is not acknowledged unless a valid edge is enabled by using the INTFO and INTRO register (the NMI pin functions as a normal port pin).

(1) External interrupt falling, rising edge specification register 0 (INTF0, INTR0)

The INTFO and INTRO registers are 8-bit registers that specify detection of the falling and rising edges of the NMI pin via bit 2 and the external interrupt pins (INTP0 to INTP3) via bits 3 to 6. These registers can be read or written in 8-bit or 1-bit units. Reset sets these registers to 00H.

Caution When the function is changed from the external interrupt function (alternate function) to the port function, an edge may be detected. Therefore, clear the INTF0n and INTR0n bits to 00, and then set the port mode.

	7	6	5	4	3	2	1	0
INTF0	0	INTF06	INTF05	INTF04	INTF03	INTF02	0	0
		INTP3	INTP2	INTP1	INTP0	NMI		
	7	6	5	4	3	2	1	0
INTR0	0	INTR06	INTR05	INTR04	INTR03	INTR02	0	0
		INTP3	INTP2	INTP1	INTP0	NMI		

Table 14-3	Valid Ed	Ige Specification
------------	----------	-------------------

INTF0n	INTR0n	Valid Edge Specification (n = 2 to 6)
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both rising and falling edges

- Caution Be sure to clear the INTF0n and INTR0n bits to 00 if the corresponding pin is not used as the NMI or INTP0 to INTP3 pins.
- **Remark** n = 2: Control of NMI pin
 - n = 3 to 6: Control of INTP0 to INTP3 pins

(2) External interrupt rising, falling edge specification register 3L (INTR3L, INTF3L)

The INTR3 and INTF3 registers are 8-bit registers that specify detection of the rising and falling edges of the INTP7 pin.

These registers can be read or written in 8-bit or 1-bit units. Reset sets these registers to 00H.

Caution When the function is changed from the external interrupt function (alternate function) to the port function, an edge may be detected. Therefore, clear the INTF31 and INTR31 bits to 00, and then set the port mode.




Table 14-5. Valid Edge Specification

INTF31	INTR31	Valid Edge Specification
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both rising and falling edges

Caution Be sure to clear the INTF31 and INTR31 bits to 00 if the corresponding pin is not used as the INTP7 pin.

(3) External interrupt falling, rising edge specification register 9H (INTF9H, INTR9H)

The INTF9H and INTR9H registers are 8-bit registers that specify detection of the falling and rising edges of the external interrupt pins (INTP4 to INTP6).

These registers can be read or written in 8-bit or 1-bit units.

Reset sets these registers to 00H.

Caution When the function is changed from the external interrupt function (alternate function) to the port function, an edge may be detected. Therefore, clear the INTF9n and INTR9n bits to 0, and then set the port mode.

	After reset: 00H	R/W	Address	: INTF9H	FFFFFC13	8H, INTR9H	I FFFFFC3	3H
	15	14	13	12	11	10	9	8
INTE	9H INTF915	INTF914	INTF913	0	0	0	0	0
	INTP6	INTP5	INTP4					
	15	14	13	12	11	10	9	8
INTR	9H INTR915	INTR914	INTR913	0	0	0	0	0
	INTP6	INTP5	INTP4					
Remark For the	valid edge spe	ecification	combinat	ions, see	Table 14	-8 .		

Table 14-8. Valid Edge Specification

INTF9n	INTR9n	Valid Edge Specification (n = 13 to 15)
0	0	No edge detected
0	1	Rising edge
1	0	Falling edge
1	1	Both rising and falling edges

Caution Be sure to clear the INTF9n and INTR9n bits to 00 if the corresponding pin is not used as INTP4 to INTP6 pins.

Remark n = 13 to 15: Control of INTP4 to INTP6 pins

(4) Noise elimination control register (NFC)

Digital noise elimination can be selected for the INTP3 pin. The noise elimination settings are performed using the NFC register.

When digital noise elimination is selected, the sampling clock for digital sampling can be selected from among fxx/64, fxx/128, fxx/256, fxx/512, fxx/1,024, and fx_{T} . Sampling is performed three times.

When digital noise elimination is selected, if the clock that performs sampling in the standby mode is stopped, then the INTP3 interrupt request signal cannot be used for releasing the standby mode. When fxT is used as the sampling clock, the INTP3 interrupt request signal can be used for releasing either the subclock operating mode or the IDLE1/IDLE2/STOP/sub-IDLE mode.

This register can be read or written in 8-bit units.

Reset sets this register to 00H.

- Caution Time equal to the sampling clock × the number of times set by the NFSTS bit is required until the digital noise eliminator is initialized after the sampling clock has been changed. If the valid edge of INTP3 is input after the sampling clock has been changed and before the time of the sampling clock × the number of times set by the NFSTS bit passes, therefore, the interrupt request signal may be generated. Therefore, note the following points when using the interrupt function.
 - When using the interrupt function, after the sampling clock × the number of times set by the NFSTS bit have elapsed, enable interrupts after the interrupt request flag (PIC3.PIF3 bit) has been cleared.

	7	6	5	4	3	2	1	0
NFC	NFEN	NFSTS	0	0	0	NFC2	NFC1	NFC0
								·
	NFEN		Se	ettings of IN	ITP3 pin n	oise elimina	ition	
	0	Analog no	ise elimina	ation (60 ns	s (TYP.))			
	1	Digital nois	se elimina	tion				
	NFSTS	Settin	ig of numb	per of times	of samplir	ng of digital	noise elim	ination
	0	Number of	f times of s	sampling \times	3 times			
	1	Number of	f times of s	sampling \times	twice			
	NFC2	NFC1	NFC0		Digit	al sampling	l clock	
	0	0	0	fxx/64				
	0	0	1	fxx/128				
	0	1	0	fxx/256				
	0	1	1	fxx/512				
	1	0	0	fxx/1,024				
	1	0	1	fxT (subcl	ock)			
	Oth	her than abo	ove	Setting p	rohibited			


2. In the case of noise with a width smaller than 2 sampling clocks, an interrupt request signal is generated if noise synchronized with the sampling clock is input.

14.7 Interrupt Acknowledge Time of CPU

Except the following cases, the interrupt acknowledge time of the CPU is 4 clocks minimum. To input interrupt request signals successively, input the next interrupt request signal at least 5 clocks after the preceding interrupt.

- In IDLE1/IDLE2/STOP mode
- When interrupt request non-sampling instructions are successively executed (see 14.8 Periods in Which Interrupts Are Not Acknowledged by CPU.)
- When the interrupt control register is accessed

Figure 14-15. Pipeline Operation at Interrupt Request Signal Acknowledgment (Outline)



14.8 Periods in Which Interrupts Are Not Acknowledged by CPU

An interrupt is acknowledged by the CPU while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt request non-sample instruction and the next instruction (interrupt is held pending). The interrupt request non-sample instructions are as follows.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instruction (for PSW)
- The store instruction for the PRCMD register
- The store, SET1, NOT1, or CLR1 instructions for the following registers.
 - Interrupt-related registers:

Interrupt control register (xxICn), interrupt mask registers 0 to 2 (IMR0 to IMR2)

- In-service priority register (ISPR):
- Command register (PRCMD):
- Power save control register (PSC)
- On-chip debug mode register (OCDM)
- Peripheral emulation register 1 (PEMU1):

Remark xx: Identification name of each peripheral unit (see Table 14-2 Interrupt Control Registers (xxICn))

n: Peripheral unit number (see Table 14-2 Interrupt Control Registers (xxICn)).

14.9 Cautions

The NMI pin alternately functions as the P02 pin. It functions as a normal port pin after reset. To enable the NMI pin, validate the NMI pin with the PMC0 register. The initial setting of the NMI pin is "No edge detected". Select the NMI pin valid edge using the INTF0 and INTR0 registers.

CHAPTER 15 KEY INTERRUPT FUNCTION


15.1 Function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the KRM register.

Flag	Pin Description
KRM0	Controls KR0 signal in 1-bit units
KRM1	Controls KR1 signal in 1-bit units
KRM2	Controls KR2 signal in 1-bit units
KRM3	Controls KR3 signal in 1-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units

Table 15-1.	Assignment of Ke	y Return Detection Pins


Figure 15-1. Key Return Block Diagram



15.2 Register

(1) Key return mode register (KRM)

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.



15.3 Cautions

- (1) If a low level is input to any of the KR0 to KR7 pins, the INTKR signal is not generated even if the falling edge of another pin is input.
- (2) The RXDA1 and KR7 pins must not be used at the same time. To use the RXDA1 pin, do not use the KR7 pin. To use the KR7 pin, do not use the RXDA1 pin (it is recommended to set the PFC91 bit to 1 and clear PFCE91 bit to 0).
- (3) If the KRM register is changed, an interrupt request signal (INTKR) may be generated. To prevent this, change the KRM register after disabling interrupts (DI) or masking, then clear the interrupt request flag (KRIC.KRIF bit) to 0, and enable interrupts (EI) or clear the mask.
- (4) To use the key interrupt function, be sure to set the port pin to the key return pin and then enable the operation with the KRM register. To switch from the key return pin to the port pin, disable the operation with the KRM register and then set the port pin.

CHAPTER 16 STANDBY FUNCTION

16.1 Overview


The power consumption of the system can be effectively reduced by using the standby modes in combination and selecting the appropriate mode for the application. The available standby modes are listed in Table 16-1.

Mode	Functional Outline
HALT mode	Mode in which only the operating clock of the CPU is stopped
IDLE1 mode	Mode in which all the operations of the internal circuits except the oscillator, PLL ^{Note} , and flash memory are stopped
IDLE2 mode	Mode in which all the internal operations of the chip except the oscillator are stopped
STOP mode	Mode in which all the internal operations of the chip except the subclock oscillator are stopped
Subclock operation mode	Mode in which the subclock is used as the internal system clock
Sub-IDLE mode	Mode in which all the internal operations of the chip except the oscillator are stopped, in the subclock operation mode

Table 16-1. Standby Modes

Note The PLL holds the previous operating status.





16.2 Registers

www.DataSheet4U.com

(1) Power save control register (PSC)

The PSC register is an 8-bit register that controls the standby function. The STP bit of this register is used to specify the STOP mode. This register is a special register that can be written only by the special sequence combinations (see **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

PSC 0 NMI1M NMI0M INTM 0 0 STP NMI1M Standby mode release control upon occurrence of INTWDT2 signal 0 Standby mode release by INTWDT2 signal enabled 0 0 Standby mode release by INTWDT2 signal enabled 0
0 Standby mode release by INTWDT2 signal enabled 1 Standby mode release by INTWDT2 signal disabled NMI0M Standby mode release control by NMI pin input 0 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input disabled INTM Standby mode release control via maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal disable
0 Standby mode release by INTWDT2 signal enabled 1 Standby mode release by INTWDT2 signal disabled NMIOM Standby mode release control by NMI pin input 0 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input disabled INTM Standby mode release control via maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal disable
1 Standby mode release by INTWDT2 signal disabled 1 Standby mode release by INTWDT2 signal disabled 0 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input disabled INTM Standby mode release control via maskable interrupt request signal enabled 0 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal disable
NMIOM Standby mode release control by NMI pin input 0 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input disabled INTM Standby mode release control via maskable interrupt request signal enabled 0 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal enabled
0 Standby mode release by NMI pin input enabled 1 Standby mode release by NMI pin input disabled INTM Standby mode release control via maskable interrupt request sign 0 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal disable
1 Standby mode release by NMI pin input disabled INTM Standby mode release control via maskable interrupt request sign 0 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal disable
INTMStandby mode release control via maskable interrupt request sign0Standby mode release by maskable interrupt request signal enable1Standby mode release by maskable interrupt request signal disable
 O Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal disable
0 Standby mode release by maskable interrupt request signal enabled 1 Standby mode release by maskable interrupt request signal disable
1 Standby mode release by maskable interrupt request signal disable
STP Standby mode ^{Note} setting
I STP Standby mode setting
0 Normal mode
1 Standby mode
lote Standby mode set by STP bit: IDLE1, IDLE2, STOP, or sub-IDLE mode cautions 1. Before setting the IDLE1, IDLE2, STOP, or sub-IDLE mode, setting the IDLE1, IDLE2, setting the IDLE1, IDLE1, IDLE2, setting the IDLE1, IDLE1, IDLE1, IDLE1, setting the IDLE1, IDLE1, IDLE1, IDLE1, IDLE2, setting the IDLE1, IDLE

(2) Power save mode register (PSMR)

The PSMR register is an 8-bit register that controls the operation status in the power save mode and the clock operation.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

	After res		R/W		FFFFF820					
		7	6	5	4	3	2	1	0	
	PSMR	0	0	0	0	0	0	PSM1	PSM0	
			1							1
		PSM1	PSM0	Speci	fication of o	operation ir	n software	standby mo	ode	
		0	0	IDLE1, sul	b-IDLE mo	des				
		0	1	STOP mo	de					
		1	0	IDLE2, sul	b-IDLE mo	des				
		1	1	STOP mo	de					
Cautions Remark	 Be sure The PS IDLE1: 	M0 and	PSM1 bit	s are valic	-				ome other	^r circuits (fl
	2. The PS	M0 and In this n memory	PSM1 bit node, all and PLL	s are valic operations) are stopp	except th	ne oscillat	or opera	tion and so		^r circuits (fl ithout need
	2. The PS	In this n memory After the to secur	PSM1 bit node, all and PLL IDLE1 n te the osc	s are valid operations) are stopp node is rele illation stat	except th bed. eased, the bilization t	ne oscillat e normal d ime, like t	or opera operatior he HALT	tion and so mode is r mode.	estored w	
	2. The PS	MO and In this n memory After the to secur In this m	PSM1 bit node, all and PLL IDLE1 n the the osc node, all c	operations) are stopp node is rele illation stat	except th bed. eased, the bilization t except the	ne oscillat e normal o ime, like t e oscillato	or opera operatior he HALT r operatio	tion and se mode is r mode. on are stop	estored w	ithout need
	2. The PS	MO and I In this n memory After the to secur In this m After the	PSM1 bit and PLL IDLE1 n te the osc node, all c IDLE2	operations) are stopp node is rele illation stat operations mode is re	except th bed. eased, the bilization t except the eleased, th	ne oscillat e normal o ime, like t e oscillato he norma	or opera operatior he HALT r operation	tion and so n mode is r mode. on are stop on mode i	estored w oped. is restored	ithout need
	2. The PS	MO and In this memory After the to secur In this m After the lapse of	PSM1 bit and PLL and PLL bit IDLE1 n re the osc node, all c a IDLE2 the setup	operations) are stopp node is reluillation stat operations mode is recommended to time spect	except th bed. eased, the pilization t except the eleased, the sified by th	e oscillat e normal o ime, like t e oscillato he norma ne OSTS r	or operation operation he HALT r operation l operation register (tion and so mode is r mode. on are stop on mode i flash mem	estored w oped. is restored ory and P	ithout need d following LL).
	2. The PS	MO and I In this n memory After the to secur In this m After the lapse of In this m	PSM1 bit node, all and PLL IDLE1 n te the osc node, all c IDLE2 the setup node, all c	s are valic operations) are stopp node is rele illation stat operations mode is re- potential operations	except th ped. eased, the pilization t except the eleased, th cified by th except the	e oscillat e normal d ime, like ti e oscillato he norma ne OSTS r e subclock	or operatior he HALT r operatio I operation register (c oscillato	tion and so mode is r mode. on are stop on mode i flash mem or operation	estored w oped. s restored ory and P n are stop	ithout need d following LL). ped.
	2. The PS	MO and I In this m memory After the to secur In this m After the lapse of In this m After the	PSM1 bit and PLL and PLL bit IDLE1 n re the osc node, all c the setup the setup node, all c e STOP n	operations) are stopp node is rele illation stat operations o time spec operations mode is re	except the bed. eased, the bilization t except the bilied by the except the eleased, the	e oscillat e normal o ime, like t e oscillato he norma ne OSTS r e subclock ne norma	or operation he HALT r operatio l operati register (c oscillato l operati	tion and so mode is r mode. on are stop on mode i flash mem or operation on mode i	pped. s restored ory and P n are stop s restored	ithout need d following LL).
	2. The PS IDLE1: IDLE2: STOP:	MO and I In this memory After the to secur In this m After the lapse of In this m After the lapse of	PSM1 bit and PLL and PLL bit IDLE1 n re the osc node, all c e IDLE2 the setup node, all c e STOP the oscill	s are valic operations) are stopp node is relevant illation state operations for operations mode is re- portions for mode is re- ation stabi	except the ped. eased, the pilization t except the eleased, the eleased, the eleased, the eleased, the	ne oscillat e normal d ime, like t e oscillato he norma ne OSTS r e subclock ne norma ne specific	or operation he HALT r operation l operation register (c oscillato l operation ed by the	tion and so mode is r mode. on are stop on mode i flash mem or operation on mode i e OSTS reg	restored w oped. is restored ory and P n are stop s restored gister.	ithout need d following LL). ped. d following
	2. The PS	MO and I In this memory After the to secur In this m After the lapse of In this m After the lapse of In this m	PSM1 bit node, all and PLL bit IDLE1 n the the osc node, all c the setup node, all c e STOP n the oscill node, all c	operations) are stopp node is rele illation stat operations mode is re- operations mode is re- operations mode is re- ation stabi	except the ped. polization t except the pleased, the pleased, the pleased, the pleased, the pleased, the pleased, the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the pleased the please t	e oscillat e normal o ime, like ti e oscillato he norma ne OSTS r e subclock ne norma ne specifio halted ex	or operation he HALT r operation l operation register (c oscillato l operation ed by the cept for t	tion and so mode is r mode. on are stop on mode i flash mem or operation on mode i e OSTS reg	estored w oped. ory and P n are stop s restored gister. or. After t	ithout need d following LL). ped. d following

(3) Oscillation stabilization time select register (OSTS)


The wait time until the oscillation stabilizes after the STOP mode is released or the wait time until the on-chip flash memory stabilizes after the IDLE2 mode is released is controlled by the OSTS register. The OSTS register can be read or written 8-bit units.

Reset sets this register to 06H.

After res	set: 06H	R/W	Address: I	FFFF6C0H					
	7	6	5	4	3		2	1	0
OSTS	0	0	0	0	0	OS	STS2	OSTS1	OSTS0
	OSTS2	OSTS1	OSTS0	Selection of	f oscillatio	n sta	bilizati	on time/se	tup time ^{Note}
								fx	
							4 M	Hz	5 MHz
	0	0	0	2 ¹⁰ /fx			0.256	ims (0.205 ms
	0	0	1	2 ¹¹ /fx			0.512	2 ms (0.410 ms
	0	1	0	2 ¹² /fx			1.024	ms ().819 ms
	0	1	1	2 ¹³ /fx			2.048	3 ms	1.638 ms
	1	0	0	2 ¹⁴ /fx			4.096	Sms S	3.277 ms
	1	0	1	2 ¹⁵ /fx			8.192	2 ms 6	6.554 ms
	1	1	0	2 ¹⁶ /fx			16.38	3 ms 1	3.107 ms
	1	1	1	Setting pro	ohibited				

Note The oscillation stabilization time and setup time are required when the STOP mode and IDLE2 mode are released, respectively.

Cautions 1. The wait time following release of the STOP mode does not include the time until the clock oscillation starts ("a" in the figure below) following release of the STOP mode, regardless of whether the STOP mode is released by reset or the occurrence of an interrupt request signal.



- 2. Be sure to clear bits 3 to 7 to "0".
- 3. The oscillation stabilization time following reset release is 2¹⁶/fx (because the initial value of the OSTS register = 06H).

Remark fx = Main clock oscillation frequency

16.3 HALT Mode

16.3.1 Setting and operation status

The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.

In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating. Table 16-3 shows the operating status in the HALT mode.

The average current consumption of the system can be reduced by using the HALT mode in combination with the normal operation mode for intermittent operation.

Cautions 1. Insert five or more NOP instructions after the HALT instruction.

2. If the HALT instruction is executed while an unmasked interrupt request signal is being held pending, the status shifts to HALT mode, but the HALT mode is then released immediately by the pending interrupt request.

16.3.2 Releasing HALT mode

The HALT mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from a peripheral function operable in the HALT mode, or reset signal (reset by RESET pin input, WDT2RES signal, power-on-clear circuit (POC), low-voltage detector (LVI), or clock monitor (CLM)).

After the HALT mode has been released, the normal operation mode is restored.

(1) Releasing HALT mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the HALT mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the HALT mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the HALT mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address.	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed.	The next instruction is executed.

Table 16-2. Operation After Releasing HALT Mode by Interrupt Request Signal

(2) Releasing HALT mode by reset

The same operation as the normal reset operation is performed.

Setting of HALT Mode		Operating Status		
Item		When Subclock Is Not Used	When Subclock Is Used	
Main clock oscillator		Oscillation enabled		
Subclock oscillator		_	Oscillation enabled	
Internal oscillator		Oscillation enabled		
PLL		Operable		
CPU		Stops operation		
Interrupt controller		Operable		
Timer P (TMP0 to TMP3)		Operable		
Timer Q (TMQ0)		Operable		
Timer M (TMM0)		Operable when a clock other than fxr is selected as the count clock	Operable	
Watch timer		Operable when fx (divided BRG) is selected as the count clock	Operable	
Watchdog timer 2	2	Operable		
Serial interface	CSIB0, CSIB1	Operable		
	UARTA0, UARTA1	Operable		
A/D converter		Operable		
Key interrupt function (KR)		Operable		
Port function		Retains status before HALT mode was set		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the HALT mode was set.		

Table 16-3. Operating Status in HALT Mode

16.4 IDLE1 Mode

16.4.1 Setting and operation status

The IDLE1 mode is set by clearing the PSMR.PSM1 and PSMR.PSM0 bits to 00 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE1 mode, the clock oscillator, PLL, and flash memory continue operating but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE1 mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 16-5 shows the operating status in the IDLE1 mode.

The IDLE1 mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE1 mode has been released, in the same manner as when the HALT mode is released.

Cautions 1. Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE1 mode.

2. If the IDLE1 mode is set while an unmasked interrupt request signal is being held pending, the IDLE1 mode is released immediately by the pending interrupt request.

16.4.2 Releasing IDLE1 mode

The IDLE1 mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from a peripheral function operable in the IDLE1 mode, or reset signal (reset by RESET pin input, WDT2RES signal, power-on-clear circuit (POC), low-voltage detector (LVI), or clock monitor (CLM)).

After the IDLE1 mode has been released, the normal operation mode is restored.

(1) Releasing IDLE1 mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE1 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the IDLE1 mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is processed as follows.

- Cautions 1. An interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and IDLE1 mode is not released.
 - If eliminating digital noise is selected by using the NFC register and if the sampling clock is selected from fxx/64, fxx/128, fxx/256, fxx/512, and fxx/1024, the IDLE1 mode cannot be released by the interrupt request signal of the INTP3 pin. For details, see 14.6.2 (4) Noise elimination control register (NFC).
- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the IDLE1 mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE1 mode is released and that interrupt request signal is acknowledged.

Table 16-4. Operation After Releasing IDLE1 Mode by Interrupt Request Signal

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address.	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed.	The next instruction is executed.

(2) Releasing IDLE1 mode by reset

The same operation as the normal reset operation is performed.

Table 16-5. Operating Status in IDLE1 Mode

Setting of IDLE1 Mode		Operati	Operating Status		
Item		When Subclock Is Not Used	When Subclock Is Used		
Main clock oscillator		Oscillation enabled	Oscillation enabled		
Subclock oscillator		_	Oscillation enabled		
Internal oscillator		Oscillation enabled			
PLL		Operable			
CPU		Stops operation			
Interrupt controller		Stops operation (but standby mode release	se is possible)		
Timer P (TMP0 to TMP3)		Stops operation			
Timer Q (TMQ0)		Stops operation			
Timer M (TMM0)		Operable when fn/8 is selected as the count clock	Operable when fn/8 or fxT is selected as the count clock		
Watch timer		Operable when fx (divided BRG) is selected as the count clock	Operable		
Watchdog timer 2		Operable			
Serial interface	CSIB0, CSIB1	Operable when the SCKBn input clock is	selected as the count clock $(n = 0, 1)$		
	UARTA0, UARTA1	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)			
A/D converter		Holds operation (conversion result held) ^{Note}			
Key interrupt function (KR)		Operable			
Port function		Retains status before IDLE1 mode was set			
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE1 mode was set.			

Note To realize low power consumption, stop the A/D converter before shifting to the IDLE1 mode.

16.5 IDLE2 Mode

16.5.1 Setting and operation status

The IDLE2 mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 10 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE2 mode, the clock oscillator continues operation but clock supply to the CPU, PLL, flash memory, and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE2 mode was set are retained. The CPU, PLL, and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 16-7 shows the operating status in the IDLE2 mode.

The IDLE2 mode can reduce the power consumption more than the IDLE1 mode because it stops the operations of the on-chip peripheral functions, PLL, and flash memory. However, because the PLL and flash memory are stopped, a setup time for the PLL and flash memory is required when IDLE2 mode is released.

Cautions 1. Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE2 mode.

2. If the IDLE2 mode is set while an unmasked interrupt request signal is being held pending, the IDLE2 mode is released immediately by the pending interrupt request.

16.5.2 Releasing IDLE2 mode

The IDLE2 mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the IDLE2 mode, or reset signal (reset by RESET pin input, WDT2RES signal, power-on-clear circuit (POC), low-voltage detector (LVI), or clock monitor (CLM)). The PLL returns to the operating status it was in before the IDLE2 mode was set.

After the IDLE2 mode has been released, the normal operation mode is restored.

(1) Releasing IDLE2 mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE2 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the IDLE2 mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is processed as follows.

- Cautions 1. The interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and IDLE2 mode is not released.
 - 2. If eliminating digital noise is selected by using the NFC register and if the sampling clock is selected from fxx/64, fxx/128, fxx/256, fxx/512, and fxx/1024, the IDLE2 mode cannot be released by the interrupt request signal of the INTP3 pin. For details, see 14.6.2 (4) Noise elimination control register (NFC).
- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the IDLE2 mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE2 mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address af	er securing the prescribed setup time.
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed after securing the prescribed setup time.	The next instruction is executed after securing the prescribed setup time.

(2) Releasing IDLE2 mode by reset

The same operation as the normal reset operation is performed.

Table 16-7.	Operating	Status in	IDLE2 Mode
-------------	-----------	-----------	------------

Setting of IDLE2 Mode		Operati	ng Status		
Item		When Subclock Is Not Used	When Subclock Is Used		
Main clock oscillator		Oscillation enabled			
Subclock oscillator		_	Oscillation enabled		
Internal oscillator		Oscillation enabled	Oscillation enabled		
PLL		Stops operation			
CPU		Stops operation			
Interrupt controller		Stops operation (but standby mode releas	e is possible)		
Timer P (TMP0 to TMP3)		Stops operation			
Timer Q (TMQ0)		Stops operation			
Timer M (TMM0)		Operable when fn/8 is selected as the count clock	Operable when fn/8 or fxT is selected as the count clock		
Watch timer		Operable when fx (divided BRG) is selected as the count clock	Operable		
Watchdog timer 2		Operable			
Serial interface	CSIB0, CSIB1	Operable when the $\overline{\text{SCKBn}}$ input clock is selected as the count clock (n = 0, 1)			
	UARTA0, UARTA1	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)			
A/D converter		Holds operation (conversion result held) ^{Note}			
Key interrupt function (KR)		Operable			
Port function		Retains status before IDLE2 mode was set			
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the IDLE2 mode was set.			

Note To realize low power consumption, stop the A/D converter before shifting to the IDLE2 mode.


16.5.3 Securing setup time when releasing IDLE2 mode

Secure the setup time for the ROM (flash memory) after releasing the IDLE2 mode because the operation of the blocks other than the main clock oscillator stops after the IDLE2 mode is set.

(1) Releasing IDLE2 mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

Secure the specified setup time by setting the OSTS register.

When the releasing source is generated, the dedicated internal timer starts counting according to the OSTS register setting. When it overflows, the normal operation mode is restored.



(2) Release by reset (RESET pin input, WDT2RES generation)

This operation is the same as that of a normal reset. The oscillation stabilization time is the initial value of the OSTS register, 2^{16} /fx.

16.6 STOP Mode

16.6.1 Setting and operation status

The STOP mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 01 or 11 and setting the PSC.STP bit to 1 in the normal operation mode.

In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution stops, and the contents of the internal RAM before the STOP mode was set are retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an external clock continue operating.

Table 16-9 shows the operating status in the STOP mode.

Because the STOP mode stops operation of the main clock oscillator, it reduces the power consumption to a level lower than the IDLE2 mode. If the subclock oscillator, internal oscillator, and external clock are not used, the power consumption can be minimized with only leakage current flowing.

Cautions 1. Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

2. If the STOP mode is set while an unmasked interrupt request signal is being held pending, the STOP mode is released immediately by the pending interrupt request.

16.6.2 Releasing STOP mode

The STOP mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode, or reset signal (reset by RESET pin input, WDT2RES signal, power-on-clear circuit (POC), or low-voltage detector (LVI)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

Cautions 1. The interrupt request that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and STOP mode is not released.

 If eliminating digital noise is selected by using the NFC register and if the sampling clock is selected from fxx/64, fxx/128, fxx/256, fxx/512, and fxx/1024, the STOP mode cannot be released by the interrupt request signal of the INTP3 pin. For details, see 14.6.2 (4) Noise elimination control register (NFC).

(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal. If the STOP mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the STOP mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the STOP mode is released and that interrupt request signal is acknowledged.

Table 16-8. Operation After Releasing STOP Mode by Interrupt Request Signal

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address after securing the oscillation stabilization tim	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed after securing the oscillation stabilization time.	The next instruction is executed after securing the oscillation stabilization time.

(2) Releasing STOP mode by reset

The same operation as the normal reset operation is performed.

Table 16-9.	Operating	Status in	STOP Mode
-------------	-----------	-----------	-----------

Setting of STOP Mode		Operating Status		
Item		When Subclock Is Not Used	When Subclock Is Used	
Main clock oscillator		Stops oscillation		
Subclock oscillator		_	Oscillation enabled	
Internal oscillator		Oscillation enabled		
PLL		Stops operation		
CPU		Stops operation		
Interrupt controller		Stops operation (but standby mode release	e is possible)	
Timer P (TMP0 to TMP3)		Stops operation		
Timer Q (TMQ0)		Stops operation		
Timer M (TMM0)		Operable when $f_{\text{R}}/8$ is selected as the count clock	Operable when $f_{\text{R}}/8$ or f_{XT} is selected as the count clock	
Watch timer		Stops operation	Operable when fxT is selected as the count clock	
Watchdog timer 2		Operable when f_{R} is selected as the count clock		
Serial interface	CSIB0, CSIB1	Operable when the $\overline{\text{SCKBn}}$ input clock is s	elected as the count clock $(n = 0, 1)$	
	UARTA0, UARTA1	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)		
A/D converter		Stops operation (conversion result undefined) ^{Notes 1, 2}		
Key interrupt function (KR)		Operable		
Port function		Retains status before STOP mode was set		
Internal data		The CPU registers, statuses, data, and all other internal data such as the contents of the internal RAM are retained as they were before the STOP mode was set.		

- **Notes 1.** If the STOP mode is set while the A/D converter is operating, the A/D converter is automatically stopped and starts operating again after the STOP mode is released. However, in that case, the A/D conversion results after the STOP mode is released are invalid. All the A/D conversion results before the STOP mode is set are invalid.
 - **2.** Even if the STOP mode is set while the A/D converter is operating, the power consumption is reduced equivalently to when the A/D converter is stopped before the STOP mode is set.


16.6.3 Securing oscillation stabilization time when releasing STOP mode

Secure the oscillation stabilization time for the main clock oscillator after releasing the STOP mode because the operation of the main clock oscillator stops after STOP mode is set.

(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

Secure the oscillation stabilization time by setting the OSTS register.

When the releasing source is generated, the dedicated internal timer starts counting according to the OSTS register setting. When it overflows, the normal operation mode is restored.



(2) Release by reset

This operation is the same as that of a normal reset. The oscillation stabilization time is the initial value of the OSTS register, 2^{16} /fx.

16.7 Subclock Operation Mode

16.7.1 Setting and operation status

The subclock operation mode is set by setting the PCC.CK3 bit to 1 in the normal operation mode.

When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock. Check whether the clock has been switched by using the PCC.CLS bit.

When the PCC.MCK bit is set to 1, the operation of the main clock oscillator is stopped. As a result, the system operates only on the subclock.

In the subclock operation mode, the power consumption can be reduced to a level lower than in the normal operation mode because the subclock is used as the internal system clock. In addition, the power consumption can be further reduced to the level of the STOP mode by stopping the operation of the main clock oscillator.

Table 16-10 shows the operating status in subclock operation mode.

- Cautions 1. When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details of the PCC register, see 5.3 (1) Processor clock control register (PCC).
 - If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied and set the subclock operation mode. Internal system clock (fcLK) > Subclock (fxT = 32.768 kHz) × 4
- **Remark** Internal system clock (fcLK): Clock generated from main clock (fxx) in accordance with the settings of the CK2 to CK0 bits

16.7.2 Releasing subclock operation mode

The subclock operation mode is released by a reset signal (reset by RESET pin input, WDT2RES signal, poweron-clear circuit (POC), low-voltage detector (LVI), or clock monitor (CLM)) when the CK3 bit is cleared to 0.

If the main clock is stopped (MCK bit = 1), set the MCK bit to 1, secure the oscillation stabilization time of the main clock by software, and clear the CK3 bit to 0.

The normal operation mode is restored when the subclock operation mode is released.

Caution When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details of the PCC register, see 5.3 (1) Processor clock control register (PCC).

Setting of Si	ubclock Operation Mode	Opera	ating Status
Item		When Main Clock Is Oscillating	When Main Clock Is Stopped
Subclock oscillato	or	Oscillation enabled	
Internal oscillator		Oscillation enabled	
PLL		Operable	Stops operation ^{Note}
CPU		Operable	
Interrupt controlle	r	Operable	
Timer P (TMP0 to	o TMP3)	Operable	Stops operation
Timer Q (TMQ0)		Operable	Stops operation
Timer M (TMM0)		Operable	Operable when $f_{\text{R}}/8$ or f_{XT} is selected as the count clock
Watch timer		Operable	Operable when f_{XT} is selected as the count clock
Watchdog timer 2		Operable	Operable when f_{R} is selected as the count clock
Serial interface	CSIB0, CSIB1	Operable	Operable when the $\overline{\text{SCKBn}}$ input clock is selected as the count clock (n = 0, 1)
	UARTA0, UARTA1	Operable	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected)
A/D converter		Operable	Stops operation
Key interrupt fund	tion (KR)	Operable	
Port function		Settable	
Internal data		Settable	

Table 16-10. Operating Status in Subclock Operation Mode

Note Be sure to stop the PLL (PLLCTL.PLLON = 0) before stopping the main clock.

Caution When the CPU is operating on the subclock and main clock oscillation is stopped, accessing a register in which a wait occurs is disabled. If a wait is generated, it can be released only by reset (see 3.4.8 (2)).

16.8 Sub-IDLE Mode

16.8.1 Setting and operation status

The sub-IDLE mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 00 or 10 and setting the PSC.STP bit to 1 in the subclock operation mode.

In this mode, the clock oscillator continues operating but clock supply to the CPU, flash memory, and the other onchip peripheral functions is stopped.

As a result, program execution stops and the contents of the internal RAM before the sub-IDLE mode was set are retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Because the sub-IDLE mode stops operation of the CPU, flash memory, and other on-chip peripheral functions, it can reduce the power consumption more than the subclock operation mode. If the sub-IDLE mode is set after the main clock has been stopped, the current consumption can be reduced to a level as low as that in the STOP mode.

Table 16-12 shows the operating status in the sub-IDLE mode.

- Cautions 1. Following the store instruction to set the PSC register to the sub-IDLE mode, insert five or more NOP instructions.
 - 2. If the sub-IDLE mode is set while an unmasked interrupt request signal is being held pending, the sub-IDLE mode is then released immediately by the pending interrupt request.

16.8.2 Releasing sub-IDLE mode

The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal), unmasked external interrupt request signal (INTP0 to INTP7 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the sub-IDLE mode, or reset signal (reset by RESET pin input, WDT2RES signal, power-on-clear circuit (POC), low-voltage detector (LVI), or clock monitor (CLM)). The PLL returns to the operating status it was in before the sub-IDLE mode was set.

When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is set.

(1) Releasing sub-IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The sub-IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request signal.

If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- Cautions 1. The interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and PSC.INTM bits to 1 becomes invalid and sub-IDLE mode is not released.
 - 2. When the sub-IDLE mode is released, 12 cycles of the subclock (about 366 μ s) elapse from when the interrupt request signal that releases the sub-IDLE mode is generated to when the mode is released.
 - 3. If eliminating digital noise is selected by using the NFC register and if the sampling clock is selected from fxx/64, fxx/128, fxx/256, fxx/512, and fxx/1024, the sub-IDLE mode cannot be released by the interrupt request signal of the INTP3 pin. For details, see 14.6.2 (4) Noise elimination control register (NFC).
- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, the sub-IDLE mode is released, but that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the sub-IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address.	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed.	The next instruction is executed.

Table 16-11. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal

(2) Releasing sub-IDLE mode by reset

The same operation as the normal reset operation is performed.

Setting of Sub-IDLE Mode		Operating Status					
Item		When Main Clock Is Oscillating	When Main Clock Is Stopped				
Subclock oscillato	r	Oscillation enabled					
Internal oscillator		Oscillation enabled					
PLL		Operable	Stops operation ^{Note 1}				
CPU		Stops operation					
Interrupt controlle	r	Stops operation (but standby mode release is possible)					
Timer P (TMP0 to TMP3)		Stops operation					
Timer Q (TMQ0)		Stops operation					
Timer M (TMM0)		Operable when $f_{R}/8$ or f_{XT} is selected as	or fxT is selected as the count clock				
Watch timer		Stops operation	Operable when f_{XT} is selected as the count clock				
Watchdog timer 2		Operable when f _R is selected as the count clock					
Serial interface	CSIB0, CSIB1	Operable when the SCKBn input clock is	s selected as the count clock $(n = 0, 1)$				
	UARTA0, UARTA1	Stops operation (but UARTA0 is operable when the ASCKA0 input clock is selected					
A/D converter		Holds operation (conversion result held) ^{Note 2}					
Key interrupt funct	tion (KR)	Operable					
Port function		Retains status before sub-IDLE mode was set					
Internal data		The CPU registers, statuses, data, and a the internal RAM are retained as they we	Il other internal data such as the contents of ere before the sub-IDLE mode was set.				

Table 16-12. Operating Status in Sub-IDLE Mode

Notes 1. Be sure to stop the PLL (PLLCTL.PLLON bit = 0) before stopping the main clock.

2. To realize low power consumption, stop the A/D converter before shifting to the sub-IDLE mode.

CHAPTER 17 RESET FUNCTIONS

17.1 Overview

The following reset functions are available.

- (1) Four kinds of reset sources
 - External reset input via the RESET pin
 - Reset via the watchdog timer 2 (WDT2) overflow (WDT2RES)
 - System reset via the comparison of the low-voltage detector (LVI) supply voltage and detected voltage
 - System reset via the detecting clock monitor (CLM) oscillation stop
 - System reset via the power-on-clear circuit

After a reset is released, the source of the reset can be confirmed with the reset source flag register (RESF).

(2) Emergency operation mode

If the WDT2 overflows during the main clock oscillation stabilization time inserted after reset, a main clock oscillation anomaly is judged and the CPU starts operating on the internal oscillation clock.

Caution When the CPU is being operated with the internal oscillation clock, access to the register in which a wait state is generated is prohibited. For the register in which a wait state is generated, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

17.2 Registers to Check Reset Source

The V850ES/HE2 has four kinds of reset sources. After a reset has been released, the source of the reset that occurred can be checked with the reset source flag register (RESF).

(1) Reset source flag register (RESF)

The RESF register is a special register that can be written only by a combination of specific sequences (see **3.4.7 Special registers**).

The RESF register indicates the source from which a reset signal is generated.

This register is read or written in 8-bit or 1-bit units.

 $\overrightarrow{\text{RESET}}$ pin input or POC reset sets this register to 00H. The default value differs if the source of reset is other than the $\overrightarrow{\text{RESET}}$ pin signal.

RESF	0 /DT2RF	0	0	WDT2RF	0	0	CLMRF	LVIRF	
w	DT2RF								
W	DT2RF								1
		Reset signal from WDT2							
	0	Not generated Generated							
	1								
									1
C	LMRF	Reset signal from CLM							
	0	Not generated							
	1	Generated							
-									1
	LVIRF	Reset signal from LVI							
_	0	Not generated							
	1	Generated							

17.3 Operation

17.3.1 Reset operation via RESET pin

When a low level is input to the $\overrightarrow{\text{RESET}}$ pin, the system is reset, and each hardware unit is initialized. When the level of the $\overrightarrow{\text{RESET}}$ pin is changed from low to high, the reset status is released.

Item		During Reset	After Reset		
Main clock oscillator (fx)		Oscillation stops	Oscillation starts		
Subclock oscillator (fxr)	Crystal oscillation	Oscillation continues			
	RC oscillation	Oscillation stops	Oscillation starts		
Internal oscillator		Oscillation stops	Oscillation starts		
Peripheral clock (fx to fx/1,024)		Operation stops	Operation starts after securing oscillation stabilization time		
Internal system clock (fcLk), CPU clock (fcPu)		Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)		
CPU		Initialized	Program execution starts after securing oscillation stabilization time		
Watchdog timer 2		Operation stops (initialized to 0)	Operation starts		
Internal RAM		Undefined if power-on reset or CPU access and reset input conflict (data is damaged). Otherwise value immediately after reset input is retained ^{Note 1} .			
I/O lines (ports/alternate	-function pins)	High impedance ^{Note 2}			
On-chip peripheral I/O re	egisters	Initialized to specified status, OCDM regis	ster is set (01H).		
Other on-chip peripheral functions		Operation stops	Operation can be started after securing oscillation stabilization time		

Table 17-1. Hardware Status on RESET Pin Input

- **Notes 1.** The firmware of the V850ES/HE2 uses a part of the internal RAM after the internal system reset status has been released because it supports a boot swap function. Therefore, the contents of some RAM areas (RAM size: 6 KB (3FFD000H to 3FFD095H)) are not retained after power-on reset.
 - 2. When the power is turned on, the following pin may output an undefined level temporarily even during reset.
 - P53/KR3/TIQ00/TOQ00/DDO pin
- Caution The OCDM register is initialized by the RESET pin input. Therefore, note with caution that, if a high level is input to the P05/DRST pin after a reset release before the OCDM.OCDM0 bit is cleared, the on-chip debug mode is entered. For details, see CHAPTER 4 PORT FUNCTIONS.

www.DataSheet4U.com





Figure 17-1. Timing of Reset Operation by RESET Pin Input

Figure 17-2. Timing of Power-on Reset Operation



17.3.2 Reset operation by watchdog timer 2

When watchdog timer 2 is set to the reset operation mode due to overflow, upon watchdog timer 2 overflow (WDT2RES signal generation), a system reset is executed and the hardware is initialized to the initial status.

Following watchdog timer 2 overflow, the reset status is entered and lasts the predetermined time (analog delay), and the reset status is then automatically released.

The main clock oscillator is stopped during the reset period.

Item		During Reset	After Reset	
Main clock oscillator (fx)		Oscillation stops	Oscillation starts	
Subclock oscillator (fxr)	Crystal oscillation	Oscillation continues		
	RC oscillation	Oscillation stops	Oscillation starts	
Internal oscillator		Oscillation stops	Oscillation starts	
Peripheral clock (fxx to fxx/1,024)		Operation stops	Operation starts after securing oscillation stabilization time	
Internal system clock (fxx), CPU clock (fcPu)		Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)	
CPU		Initialized	Program execution after securing oscillation stabilization time	
Watchdog timer 2		Operation stops (initialized to 0) Operation starts		
Internal RAM		Undefined if power-on reset or CPU access and reset input conflict (data is damaged). Otherwise value immediately after reset input is retained ^{Note} .		
I/O lines (ports/alternate-	function pins)	High impedance		
On-chip peripheral I/O re	gister	Initialized to specified status, OCDM regis	ster retains its value.	
On-chip peripheral functi above	ons other than	Operation stops	Operation can be started after securing oscillation stabilization time.	

Table 17-2. Hardware Status During Watchdog Timer 2 Reset Operation

Note The firmware of the V850ES/HE2 uses a part of the internal RAM after the internal system reset status has been released because it supports a boot swap function. Therefore, the contents of some RAM areas (RAM size: 6 KB (3FFD000H to 3FFD095H)) are not retained after power-on reset.

17.3.3 Reset operation by power-on-clear circuit

The supply voltage and detection voltage are compared when the power-on-clear operation is enabled. If the supply voltage drops below the detection voltage (including when power is applied), the system is reset and each hardware unit is initialized to the default status.

The reset status lasts since the voltage drop has been detected until the supply voltage rises above the detection voltage, and then is automatically cleared. After the reset status is cleared, time to stabilize oscillation of the main clock oscillator (default value of OSTS register: 2^{16} /fx) elapses, and then the CPU starts program execution. For details, see **CHAPTER 19 POWER-ON-CLEAR CIRCUIT**.

17.3.4 Reset operation by low-voltage detector

When LVI operation is enabled and when the LVIM.LVIMD bit is set to "1", the supply voltage and detection voltage are compared. If the supply voltage drops below the detection voltage, the system is reset and each hardware unit is initialized to the default status.

The reset status lasts from detection of the voltage drop until the supply voltage rises above the detection voltage, and then is automatically cleared. After the reset status is cleared, time to stabilize oscillation of the main clock oscillator (default value of OSTS register: $2^{16}/fx$) elapses, and then the CPU starts program execution.

For details, see CHAPTER 20 LOW-VOLTAGE DETECTOR.

17.3.5 Reset operation by clock monitor

When the clock monitor operation is enabled, the main clock is monitored by using the sampling clock (internal oscillator). If stoppage of the main clock is detected, the system is reset and each hardware unit is initialized to the default status.

For details, see CHAPTER 18 CLOCK MONITOR.

CHAPTER 18 CLOCK MONITOR

18.1 Functions

The clock monitor samples the main clock by using the internal oscillation clock and generates a reset request signal when oscillation of the main clock is stopped.

Once the operation of the clock monitor has been enabled by an operation enable flag, it cannot be cleared to 0 by any means other than reset.

When a reset by the clock monitor occurs, the RESF.CLMRF bit is set. For details on the RESF register, see **17.2 Registers to Check Reset Source**.

The clock monitor automatically stops under the following conditions.

- During oscillation stabilization time after STOP mode is released
- When the main clock is stopped (from when the PCC.MCK bit = 1 during subclock operation, until the PCC.CLS bit = 0 during main clock operation)
- When the sampling clock (internal oscillation clock) is stopped
- When the CPU operates with the internal oscillation clock


18.2 Configuration

The clock monitor includes the following hardware.

Table 18-1. Configuration of Clock Monitor

ltem	Configuration
Control register	Clock monitor mode register (CLM)

Figure 18-1. Block Diagram of Clock Monitor



18.3 Register

The clock monitor is controlled by the clock monitor mode register (CLM).

(1) Clock monitor mode register (CLM)

The CLM register is a special register. This can be written only in a special combination of sequences (see **3.4.7 Special registers**).

This register is used to set the operation mode of the clock monitor.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

r	7	6	5	4	3	2	1	0
CLM	0	0	0	0	0	0	0	CLME
	CLME		Clo	ock monitor o	peration ena	able or disal	ole	
	0	Disable clo	Disable clock monitor operation.					
	1	Enable clo	nable clock monitor operation.					

18.4 Operation

This section explains the functions of the clock monitor. The start and stop conditions are as follows.

<Start condition>

Enabling operation by setting the CLM.CLME bit to 1

<Stop conditions>

- While oscillation stabilization time is being counted after STOP mode is released
- When the main clock is stopped (from when PCC.MCK bit = 1 during subclock operation to when PCC.CLS bit = 0 during main clock operation)
- When the sampling clock (internal oscillation clock) is stopped
- When the CPU operates using the internal oscillation clock

Table 18-2. Operation Status of Clock Monitor (When CLM.CLME Bit = 1, During Internal Oscillation Clock Operation)


CPU Operating Clock	Operation Mode	Status of Main Clock	Status of Internal Oscillation Clock	Status of Clock Monitor
Main clock	HALT mode	Oscillates	Oscillates ^{Note 1}	Operates ^{Note 2}
	IDLE1, IDLE2 modes	Oscillates	Oscillates ^{Note 1}	Operates ^{Note 2}
	STOP mode	Stops	Oscillates ^{Note 1}	Stops
Subclock (PCC.MCK bit = 0)	Sub-IDLE mode	Oscillates	Oscillates ^{Note 1}	Operates ^{Note 2}
Subclock (PCC.MCK bit = 1)	Sub-IDLE mode	Stops	Oscillates ^{Note 1}	Stops
Internal oscillation clock	-	Stops	Oscillates ^{Note 1}	Stops
During reset	_	Stops	Stops	Stops

- **Notes 1.** The internal oscillator can be stopped by using the option byte function (see **CHAPTER 23**) to enable the internal oscillator to stop, and setting the RCM.RSTOP bit to 1.
 - 2. The clock monitor is stopped while the internal oscillator is stopped.

(1) Operation when main clock oscillation is stopped (CLME bit = 1)

If oscillation of the main clock is stopped when the CLME bit = 1, an internal reset signal is generated as shown in Figure 18-2.






(2) Clock monitor status after RESET input

RESET input clears the CLM.CLME bit to 0 and stops the clock monitor operation. When CLME bit is set to 1 by software at the end of the oscillation stabilization time of the main clock, monitoring is started.


Figure 18-3. Clock Monitor Status After RESET Input

(CLM.CLME bit = 1 is set after RESET input and at the end of main clock oscillation stabilization time)



(3) Operation in STOP mode or after STOP mode is released

If the STOP mode is set with the CLM.CLME bit = 1, the monitor operation is stopped in the STOP mode and while the oscillation stabilization time is being counted. After the oscillation stabilization time, the monitor operation is automatically started.






(4) Operation when main clock is stopped (arbitrary)

During subclock operation (PCC.CLS bit = 1) or when the main clock is stopped by setting the PCC.MCK bit to 1, the monitor operation is stopped until the main clock operation is started (PCC.CLS bit = 0). The monitor operation is automatically started when the main clock operation is started.





(5) Operation while CPU is operating on internal oscillation clock (CCLS.CCLSF bit = 1) The monitor operation is not stopped when the CCLSF bit is 1, even if the CLME bit is set to 1.

CHAPTER 19 POWER-ON-CLEAR CIRCUIT

19.1 Function

Functions of the power-on-clear (POC) circuit are shown below.

- Generates a reset signal upon power application.
- Compares the supply voltage (V_{DD}) and detection voltage (V_{POC0}), and generates a reset signal when V_{DD} < V_{POC0} (detection voltage (V_{POC0}): 3.7 V ±0.2 V).
- Remarks 1. The V850ES/HE2 has plural internal hardware units that generate an internal reset signal. When the system is reset by watchdog timer 2 (WDT2RES), low-voltage detector (LVI), or clock monitor (CLM), a flag corresponding to the reset source is allocated to the reset source flag register (RESF). The RESF register is not cleared when an internal reset signal is generated by WDT2RES, LVI, or clock monitor, and its flag corresponding to the reset source is set to 1. For details of the RESF register, see CHAPTER 17 RESET FUNCTIONS.
 - 2. The time from power application to starting program execution is "Time from power application to releasing reset + 16 ms" if the operating frequency of a resonator externally connected is 5 MHz. However, it varies depending on the external cause (such as a status of supply voltage to the microcontroller and the stabilization time of the resonator).

19.2 Configuration

The block diagram is shown below.





Figure 19-1. Block Diagram of Power-on-Clear Circuit

19.3 Operation

When the supply voltage and detection voltage are compared and if the supply voltage is lower than the detection voltage (including at power application), the system is reset and each hardware is returned to the specific status.





CHAPTER 20 LOW-VOLTAGE DETECTOR

20.1 Functions


The low-voltage detector (LVI) has the following functions.

- Compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}) and generates an interrupt request signal or internal reset signal when V_{DD} < V_{LVI}.
- The level of the supply voltage to be detected can be changed by software (in two steps).
- An interrupt request signal or internal reset signal can be selected.
- Can operate in STOP mode.
- Operation can be stopped by software.

If the low-voltage detector is used to generate a reset signal, the RESF.LVIRF bit is set to 1 when the reset signal is generated. For details of the RESF register, see **CHAPTER 17 RESET FUNCTIONS**.

20.2 Configuration

The block diagram is shown below.





20.3 Registers

www.DataSheet4U.com

(1) Low-voltage detection register (LVIM)

The LVIM register is used to enable or disable low voltage detection, and to set the operation mode of the lowvoltage detector. The LVIM register is a special register. It can be written only by a combination of specific sequences (see **3.4.7 Special registers**).


This register can be read or written in 8-bit or 1-bit units. However, bit 0 is read-only.

After re	eset: 00H	R/W	Address: F	FFFF890H					
	7	6	5	4	3	2	1	0	
LVIM	LVION	0	0	0	0	0	LVIMD	LVIF	
	LVION		Low vo	ltage detecti	on operatio	on enable or	disable		
	0	Disable o	peration.						
	1	Enable op	peration.						
	LVIMD		Selection of operation mode of low voltage detection						
	0	Generate	Generate interrupt request signal INTLVI when supply voltage < detection voltage.						
	1	Generate	Generate internal reset signal LVIRES when supply voltage < detection voltage.						
	LVIF		Low voltage detection flag						
	0	When sup	When supply voltage > detection voltage, or when operation is disabled						
	1	Supply vo	Supply voltage < detection voltage						
aution	the v 2. The	voltage us	he LVION b ing the LVI he LVIF flag	F bit.					

www.DataSh

(2) Low-voltage detection level select register (LVIS)

The LVIS register is used to select the level of low voltage to be detected. This register can be read or written in 8-bit units.



- set to 1.
- 2. Be sure to clear bits 1 to 7 to "0".

(3) Internal RAM data status register (RAMS)

The RAMS register is a flag register that indicates whether the internal RAM is valid or not. The RAMS register is a special register. It can be written only by a combination of specific sequences (see **3.4.7 Special registers**).

For the RAMS register, see 20.5 RAM Retention Voltage Detection Operation.

This register can be read or written in 8-bit or 1-bit units.

Caution The following shows the specific sequence after reset.

- Setting conditions: Detection of voltage lower than detection level
 - Set by instruction

Generation of reset signal by watchdog timer overflow

Generation of reset signal while RAM is being accessed

Generation of reset signal by clock monitor

• Clearing condition: Writing of 0 in specific sequence

After re	set: 01H	R/W	Address: F	EEEE000L				
Aller le	7	6	5	4	3	2	1	0
RAMS	0	0	0	0	0	0	0	RAMF
	RAMF			Internal R	AM data va	lid/invalid		
	0	Valid						
		Invalid						


20.4 Operation

Depending on the setting of the LVIM.LVIMD bit, an interrupt request signal (INTLVI) or an internal reset signal is generated.

20.4.1 To use for internal reset signal

- <To start operation>
- <1> Mask the interrupt of LVI.
- <2> Select the voltage to be detected by using the LVIS.LVIS0 bit.
- <3> Set the LVIM. LVION bit to 1 (to enable operation).
- <4> Insert a wait cycle of 0.2 ms MAX. by software.
- <5> By using the LVIM.LVIF bit, check if the supply voltage > detection voltage.
- <6> Set the LVIM.LVIMD bit to 1 (to generate an internal reset signal).
- Caution If the LVIMD bit is set to 1, the contents of the LVIM and LVIS registers cannot be changed until a reset request other than LVI is generated.

www.DataSheet4U.com






20.4.2 To use for interrupt

www.DataSheet4U.com

- <To start operation>
- <1> Mask the interrupt of LVI.
- <2> Select the voltage to be detected by using the LVIS.LVIS0 bit.
- <3> Set the LVIM.LVION bit to 1 (to enable operation).
- <4> Insert a wait cycle of 0.2 ms MAX, by software.
- <5> By using the LVIM.LVIF bit, check if the supply voltage > detection voltage.
- <6> Clear the interrupt request flag of LVI.
- <7> Unmask the interrupt of LVI.

<To stop operation>

Clear the LVION bit to 0.






20.5 RAM Retention Voltage Detection Operation

The supply voltage and detection voltage are compared. When the supply voltage drops below the detection voltage (including on power application), the RAMS.RAMF bit is set (1).

When the POC function is not used and when the RAM retention voltage detection function is used, be sure to input an external reset signal if the detected voltage falls below the operating voltage.






Note A reset signal (WDTRES) is generated due to an overflow of the watchdog timer or RESET pin input during RAM access.

20.6 Emulation Function

When an in-circuit emulator is used, the operation of the RAM retention flag (RAMS.RAMF bit) can be pseudocontrolled and emulated by manipulating the PEMU1 register on the debugger.

This register is valid only in the emulation mode. It is invalid in the normal mode.

(1) Peripheral emulation register 1 (PEMU1)



[Usage]

When an in-circuit emulator is used, pseudo emulation of RAMF is realized by rewriting this register on the debugger.

- <1> CPU break (CPU operation stops.)
- <2> Set the EVARAMIN bit to 1 by using a register write command. By setting the EVARAMIN bit to 1, the RAMF bit is set to 1 on hardware (the internal RAM data is invalid).
- <3> Clear the EVARAMIN bit to 0 by using a register write command again. Unless this operation is performed (clearing the EVARAMIN bit to 0), the RAMF bit cannot be cleared to 0 by a CPU operation instruction.
- <4> Run the CPU and resume emulation.

CHAPTER 21 REGULATOR

21.1 Overview

The V850ES/HE2 includes a regulator to reduce power consumption and noise.

This regulator supplies a stepped-down V_{DD} power supply voltage to the oscillator block and internal logic circuits (except the A/D converter and output buffers). The regulator output voltage is set to 2.5 V (TYP.).




Figure 21-1. Regulator


21.2 Operation

The regulator of this product always operates in any mode (normal operation mode, HALT mode, IDLE1 mode, IDLE2 mode, STOP mode, or during reset).

Be sure to connect a capacitor (4.7 μ F (preliminary value)) to the REGC pin to stabilize the regulator output.

A diagram of the regulator pin connection method is shown below.





CHAPTER 22 FLASH MEMORY

The following can be considered as the development environment and mass production applications using flash memory versions.

- \odot For altering software after the V850ES/HE2 is soldered onto the target system.
- \bigcirc For data adjustment when starting mass production.
- For differentiating software according to the specification in small scale production of various models.
- \bigcirc For facilitating inventory management.
- \bigcirc For updating software after shipment.

22.1 Features

- 4-byte/1-clock access (when instruction is fetched)
- Capacity: 128 KB/64 KB
- Write voltage: Erase/write with a single power supply
- \bigcirc Rewriting method
 - Rewriting by communication with dedicated flash programmer via serial interface (on-board/off-board programming)
 - Rewriting flash memory by user program (self programming)
- \bigcirc Flash memory write prohibit function supported (security function)
- \bigcirc Safe rewriting of entire flash memory area by self programming using boot swap function
- \bigcirc Interrupts can be acknowledged during self programming.

www.DataSheet4U.com

22.1.1 Erasure unit

The units in which the 128 KB or 64 KB flash memory can be erased are as follows.

(1) All-area erasure

The flash memory areas can be erased at the same time.

(2) Block erasure

The flash memory can be erased in block units^{Note}.

Block 0: 56 KB Block 1: 8 KB Block 2: 56 KB Block 3: 8 KB

Note 2 blocks, blocks 0 and 1, for the 64 KB version (μ PD70F3700).

4 blocks, blocks 0 to 3, for the 128 KB version (μ PD70F3701).


22.2 Rewriting by Dedicated Flash Programmer

The flash memory can be rewritten by using a dedicated flash programmer after the V850ES/HE2 is mounted on the target system (on-board programming). The flash memory can also be rewritten before the device is mounted on the target system (off-board programming) by using a dedicated program adapter (FA series).

22.2.1 Programming environment

The following shows the environment required for writing programs to the flash memory of the V850ES/HE2.

Figure 22-1. Environment Required for Writing Programs to Flash Memory



A host machine is required for controlling the dedicated flash programmer.

UARTA0 or CSIB0 is used for the interface between the dedicated flash programmer and the V850ES/HE2 to perform writing, erasing, etc. A dedicated program adapter (FA series) required for off-board writing.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.


22.2.2 Communication mode

Communication between the dedicated flash programmer and the V850ES/HE2 is performed by serial communication using the UARTA0 or CSIB0 interfaces of the V850ES/HE2.

(1) UARTA0

Transfer rate: 9,600 to 153,600 bps






(2) CSIB0

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)





(3) CSIB0 + HS

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)




Figure 22-4. Communication with Dedicated Flash Programmer (CSIB0 + HS)

The dedicated flash programmer outputs the transfer clock, and the V850ES/HE2 operates as a slave.

When the PG-FP4 is used as the dedicated flash programmer, it generates the following signals to the V850ES/HE2. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

		PG-FP4	V850ES/HE2	Proce	ssing for Con	nection
Signal Name	I/O	Pin Function	Pin Name	UARTA0	CSIB0	CSIB0 + HS
FLMD0	Output	Write enable/disable	FLMD0	0	O	O
FLMD1	Output	Write enable/disable	FLMD1	ONote 1	ONote 1	ONote 1
VDD	_	VDD voltage generation/voltage monitor	VDD	0	O	O
GND	-	Ground	Vss	0	0	0
CLK	Output	Clock output to V850ES/HE2	X1, X2	× ^{Note 2}	× ^{Note 2}	× ^{Note 2}
RESET	Output	Reset signal	RESET	0	0	0
SI/RxD	Input	Receive signal	SOB0, TXDA0	0	0	0
SO/TxD	Output	Transmit signal	SIB0, RXDA0	0	0	O
SCK	Output	Transfer clock	SCKB0	×	0	0
HS	Input	Handshake signal for CSIB0 + HS communication	PCM0	×	×	0

Table 22-1. Signal Connections of Dedicated Flash Programmer (PG-FP4)

Notes 1. Wire these pins as shown in Figure 22-5, or connect then to GND via pull-down resistor on board.

- 2. Clock cannot be supplied via the CLK pin of the flash programmer. Create an oscillator on board and supply the clock.
- Remark O: Must be connected.
 - \times : Does not have to be connected.

www.DataSheet4U.com


	Flash Programmer (PG-FP4) Connection Pins		Pin Name on FA	When CSIB0 + H Used	IS Is	When CSIB0 Is U	sed	When UARTA0 Is L	Jsed
Signal Name	I/O	Pin Function	Board	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	SI	P41/SOB0	20	P41/SOB0	20	P30/TXDA0	22
SO/TxD	Output	Transmit signal	SO	P40/SIB0	19	P40/SIB0	19	P31/RXDA0/INTP7	23
SCK	Output	Transfer clock	SCK	P42/SCKB0	21	P42/SCKB0	21	Not necessary	-
CLK	Output	Clock to	X1	Not necessary	_	Not necessary	-	Not necessary	-
		V850ES/HE2	X2	Not necessary	_	Not necessary	-	Not necessary	-
/RESET	Output	Reset signal	/RESET	RESET	9	RESET	9	RESET	9
FLMD0	Input	Write voltage	FLMD0	FLMD0	3	FLMD0	3	FLMD0	3
FLMD1	Input	Write voltage	FLMD1	PDL5/FLMD1	52	PDL5/FLMD1	52	PDL5/FLMD1	52
HS	Input	Handshake signal of CSI0 + HS communication	RESERVE/ HS	PCM0	45	Not necessary	-	Not necessary	-
VDD	_	VDD voltage	VDD	VDD	4	VDD	4	VDD	4
		generation/		EVDD	33	EVDD	33	EVDD	33
		voltage monitor		AV _{REF0}	1	AV _{REF0}	1	AV _{REF0}	1
GND	-	Ground	GND	Vss	6	Vss	6	Vss	6
				AVss	2	AVss	2	AVss	2
				EVss	32	EVss	32	EVss	32

 Table 22-2. Wiring of Flash Writing Adapter for V850ES/HE2 (FA-64GB-8EU)

Cautions 1. Be sure to connect the REGC pin to GND via a 4.7 μ F (preliminary value) capacitor.

2. A clock cannot be supplied from the CLK pin of the flash programmer. Create an oscillator on the board and supply the clock from that oscillator.

www.DataSheet4U.com







Figure 22-5. Example of Wiring of V850ES/HE2 Flash Writing Adapter (FA-64GB-8EU) (in CSIB0 + HS Mode) (2/2)




www.DataSheet4U.com

22.2.3 Flash memory control

The following shows the procedure for manipulating the flash memory.







22.2.4 Selection of communication mode

In the V850ES/HE2, the communication mode is selected by inputting pulses (12 pulses max.) to the FLMD0 pin after switching to the flash memory programming mode. The FLMD0 pulse is generated by the dedicated flash programmer.

The following shows the relationship between the number of pulses and the communication mode.






Note The number of clocks is as follows depending on the communication mode.


FLMD0 Pulse	Communication Mode	Remarks
0	UARTA0	Communication rate: 9,600 bps (after reset), LSB first
8	CSIB0	V850ES/HE2 performs slave operation, MSB first
11	CSIB0 + HS	V850ES/HE2 performs slave operation, MSB first
Other	RFU	Setting prohibited

Caution When UARTA0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after receiving the FLMD0 pulse.

22.2.5 Communication commands

The V850ES/HE2 communicates with the dedicated flash programmer by means of commands. The signals sent from the dedicated flash programmer to the V850ES/HE2 are called "commands". The response signals sent from the V850ES/HE2 to the dedicated flash programmer are called "response commands".





The following shows the commands for flash memory control in the V850ES/HE2. All of these commands are issued from the dedicated flash programmer, and the V850ES/HE2 performs the processing corresponding to the commands.

Classification	Command Name		Support		Function
		CSIB0	CSIB0 + HS	UARTA0	
Blank check	Block blank check command	\checkmark	\checkmark	\checkmark	Checks if the contents of the memory in the specified block have been correctly erased.
Erase	Chip erase command	\checkmark	\checkmark	\checkmark	Erases the contents of the entire memory.
	Block erase command	\checkmark	\checkmark	\checkmark	Erases the contents of the memory of the specified block.
Write	Write command	\checkmark	\checkmark	\checkmark	Writes the specified address range, and executes a contents verify check.
Verify	Verify command	\checkmark			Compares the contents of memory in the specified address range with data transferred from the flash programmer.
	Checksum command	\checkmark	\checkmark		Reads the checksum in the specified address range.
System setting, control	Silicon signature command	\checkmark	\checkmark	\checkmark	Reads silicon signature information.
	Security setting command	\checkmark	\checkmark	\checkmark	Disables the block erase, chip erase, program, read commands, and rewriting of the boot area.

Table 22-3. Flash Memory Control Commands

22.2.6 Pin connection


When performing on-board writing, mount a connector on the target system to connect to the dedicated flash programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as that immediately after reset. Therefore, pin handling is required when the external device does not acknowledge the status immediately after a reset.

(1) FLMD0 pin

In the normal operation mode, input a voltage of Vss level to the FLMD0 pin. In the flash memory programming mode, supply a write voltage of Vbb level to the FLMD0 pin.

Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of V_{DD} level must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, see **22.3.5 (1) FLMD0 pin**.





(2) FLMD1 pin

When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When V_{DD} is supplied to the FLMD0 pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following shows an example of the connection of the FLMD1 pin.






Table 22-4. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released

FLMD0	FLMD1	Operation Mode
0	Don't care	Normal operation mode
V _{DD}	0	Flash memory programming mode
V _{DD}	Vdd	Setting prohibited

(3) Serial interface pin

The following shows the pins used by each serial interface.

Serial Interface	Pins Used
UARTA0	TXDA0, RXDA0
CSIB0	SOB0, SIB0, SCKB0
CSIB0 + HS	SOB0, SIB0, SCKB0, PCM0


Table 22-5. Pins Used by Serial Interfaces

When connecting a dedicated flash programmer to a serial interface pin that is connected to another device on-board, care should be taken to avoid conflict of signals and malfunction of the other device.

(a) Conflict of signals

When the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.





(b) Malfunction of other device

When the dedicated flash programmer (output or input) is connected to a serial interface pin (input or output) that is connected to another device (input), the signal is output to the other device, causing the device to malfunction. To avoid this, isolate the connection to the other device.






Figure 22-12. Malfunction of Other Device

(4) RESET pin

When the reset signals of the dedicated flash programmer are connected to the **RESET** pin that is connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.





(5) Port pins (including NMI)

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V_{DD} via a resistor or connecting to V_{SS} via a resistor.

(6) Other signal pins

Connect X1, X2, XT1, and XT2 in the same status as that in the normal operation mode. During flash memory programming, input a low level to the $\overline{\text{DRST}}$ pin or leave it open. Do not input a high level.


(7) Power supply

Supply the same power (VDD, VSS, EVDD, EVSS, AVREFO, AVSS, REGC) as in normal operation mode.

22.2.7 Recommended circuit example for writing

Figure 22-14 shows the recommended circuit example for writing.







22.3 Rewriting by Self Programming

22.3.1 Overview

The V850ES/HE2 supports a flash macro service that allows the user program to rewrite the internal flash memory by itself. By using this interface and a self programming library that is used to rewrite the flash memory with a user application program, the flash memory can be rewritten by a user application transferred in advance to the internal RAM or external memory. Consequently, the user program can be upgraded and constant data can be rewritten in the field.





22.3.2 Features

(1) Secure self programming (boot swap function)

The μ PD70F3701 supports a boot swap function that can exchange the physical memory of blocks 0 and 1 with the physical memory of blocks 2 and 3. By writing the start program to be rewritten to blocks 2 and 3 in advance and then swapping the physical memory, the entire area can be safely rewritten even if a power failure occurs during rewriting because the correct user program always exists in blocks 0 and 1.

Caution The boot swap function is not supported in the μ PD70F3700 because only blocks 0 and 1 are the memory areas.




Figure 22-16. Rewriting Entire Memory Area (Boot Swap)

(2) Interrupt support

Instructions cannot be fetched from the flash memory during self programming. Conventionally, a user handler written to the flash memory could not be used even if an interrupt occurred.

Therefore, in the V850ES/HE2, to use an interrupt during self programming, processing transits to the specific address^{Note} in the internal RAM. Allocate the jump instruction that transits processing to the user interrupt servicing at the specific address^{Note} in the internal RAM.

 Note
 NMI interrupt:
 Start address of internal RAM

 Maskable interrupt:
 Start address of internal RAM + 4 addresses

22.3.3 Standard self programming flow

The entire processing to rewrite the flash memory by flash self programming is illustrated below.




Figure 22-17. Standard Self Programming Flow

2. If boot swap is not used, flash information setting processing and boot swap processing do not have to be executed.

22.3.4 Flash functions

Function Name	Outline	Support
FlashEnv	Initialization of flash control macro	
FlashBlockErase	Erasure of specified one block	\checkmark
FlashWordWrite	Writing from specified address	\checkmark
FlashBlockIVerify	Internal verification of specified one block	\checkmark
FlashBlockBlankCheck	Blank check of specified one block	\checkmark
FlashFLMDCheck	Check of FLMD pin	\checkmark
FlashStatusCheck	Status check of operation specified immediately before	\checkmark
FlashGetInfo	Reading of flash information	\checkmark
FlashSetInfo	Setting of flash information	\checkmark
FlashBootSwap	Swapping of boot area	
FlashWordRead	Data read from specified address	\checkmark
FlashSetUserHandler	User interrupt handler registration function	\checkmark

Table 22-6. Flash Function List

22.3.5 Pin processing

(1) FLMD0 pin

The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0 V when reset is released and a normal operation is executed. It is also necessary to apply a voltage of V_{DD} level to the FLMD0 pin during the self programming mode period via port control before the memory is rewritten.

When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.




Figure 22-18. Mode Change Timing

22.3.6 Internal resources used

The following table lists the internal resources used for self programming. These internal resources can also be used freely for purposes other than self programming.

Resource Name	Description
Stack area (user stack + (TBD) bytes)	An extension of the stack used by the user is used by the library (can be used in both the internal RAM and external RAM).
Library code ((TBD) bytes)	Program entity of library (can be used anywhere other than the flash memory block to be manipulated).
Application program	Executed as a user application. Calls flash functions.
Maskable interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address + 4 addresses, allocate the jump instruction that transits the processing to the user interrupt servicing at the address of the internal RAM start address + 4 addresses in advance.
NMI interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address, allocate the jump instruction that transits the processing to the user interrupt servicing at the internal RAM start address in advance.

Table 22-7. Internal Resources Used

CHAPTER 23 OPTION BYTE FUNCTION

The option byte is stored in address 000007AH of the internal flash memory (internal ROM area) as 8-bit data. When writing a program to the V850ES/HE2, be sure to set the option data corresponding to the following option in the program at address 000007AH as default data.

Address: 0000007AH 7 0 6 1 5 4 3 2 OPB7 OPB6 OPB1 OPB0 _ _ _ _ OPB7 OPB6 Subclock operation mode setting 0 0 Crystal resonator mode 1 1 RC oscillator mode OPB1 Watchdog timer 2 mode setting 0 Operating clock (fx/fR) selectable INTWDT2 mode/WDTRES mode selectable 1 Fixed to internal oscillation clock (fR) Fixed to WDTRES mode OPB0 Stopping internal oscillator enable/disable 0 Stopping enabled 1 Stopping disabled

The data in this area cannot be rewritten during program execution.

CHAPTER 24 ON-CHIP DEBUG FUNCTION

The V850ES/HE2 has an on-chip debug function that uses the JTAG (Joint Test Action Group) interface (DRST, DCK, DMS, DDI, and DDO pins) and that can be used via an on-chip debug emulator (MINICUBE[®]).


24.1 Features

- O Hardware break function: 2 points
- O Software break function: 4 points
- O Real-time RAM monitor function: Memory contents can be read during program execution.
- O Dynamic memory modification function (DMM function): RAM contents can be rewritten during program execution.
- O Mask function: RESET, NMI
- O ROM security function: 10-byte ID code authentication

Caution The following functions are not supported.

- Trace function
- Event function
- Debug interrupt interface function (DBINT)

24.2 Connection Circuit Example



24.3 Interface Signals

The interface signals are described below.

(1) DRST

This is a reset input signal for the on-chip debug unit. It is a negative-logic signal that asynchronously initializes the debug control unit.

MINICUBE raises the $\overline{\text{DRST}}$ signal when it detects V_{DD} of the target system after the integrated debugger is started, and starts the on-chip debug unit of the device.

When the DRST signal goes high, a reset signal is also generated in the CPU.

When starting debugging by starting the integrated debugger, a CPU reset is always generated.

(2) DCK

This is a clock input signal. It supplies a 20 MHz clock from MINICUBE. In the on-chip debug unit, the DMS and DDI signals are sampled at the rising edge of the DCK signal, and the data DDO is output at its falling edge.

(3) DMS

This is a transfer mode select signal. The transfer status in the debug unit changes depending on the level of the DMS signal.

(4) DDI

This is a data input signal. It is sampled in the on-chip debug unit at the rising edge of DCK.

(5) DDO

This is a data output signal. It is output from the on-chip debug unit at the falling edge of the DCK signal.

(6) EVDD

This signal is used to detect VDD of the target system. If VDD from the target system is not detected, the signals output from MINICUBE (DRST, DCK, DMS, DDI, FLMD0, and RESET) go into a high-impedance state.

(7) FLMD0

The flash self programming function is used for the function to download data to the flash memory via the integrated debugger. During flash self programming, the FLMD0 pin must be kept high. In addition, connect a pull-down resistor to the FLMD0 pin.

The FLMD0 pin can be controlled in either of the following two ways.

<1> To control from MINICUBE

Connect the FLMD0 signal of MINICUBE to the FLMD0 pin.

In the normal mode, nothing is driven by MINICUBE (high impedance).

During a break, MINICUBE raises the FLMD0 pin to the high level when the download function of the integrated debugger is executed.

<2> To control from port

Connect any port of the device to the FLMD0 pin.

The same port as the one used by the user program to realize the flash self programming function may be used.

On the console of the integrated debugger, make a setting to raise the port pin to high level before executing the download function, or lower the port pin after executing the download function.

For details, refer to the ID850QB Ver. 3.10 Integrated Debugger Operation User's Manual (U17435E).

(8) RESET


This is a system reset input pin. If the $\overline{\text{DRST}}$ pin is made invalid by the value of the OCDM.OCDM0 bit set by the user program, on-chip debugging cannot be executed. Therefore, reset is effected by MINICUBE, using the $\overline{\text{RESET}}$ pin, to make the $\overline{\text{DRST}}$ pin valid (initialization).

24.4 Register

(1) On-chip debug mode register (OCDM)

The OCDM register is used to select the normal operation mode or on-chip debug mode. This register is a special register and can be written only in a combination of specific sequences (see **3.4.7 Special registers**). This register is also used to specify whether a pin provided with an on-chip debug function is used as an on-chip debug pin or as an ordinary port/peripheral function pin. It also is used to disconnect the internal pull-down resistor of the P05 pin.

The OCDM register can be written only while a low level is input to the P05 pin. This register can be read or written in 8-bit or 1-bit units.




24.5 Operation


The on-chip debug function is made invalid under the conditions shown in the table below. When this function is not used, keep the $\overline{\text{DRST}}$ pin low until the OCDM.OCDM0 flag is cleared to 0.

OCDM0 Flag	0	1
DRST Pin		
L	Invalid	Invalid
Н	Invalid	Valid

Remark L: Low-level input

H: High-level input





24.6 ROM Security Function


24.6.1 Security ID

The flash memory versions of the V850ES/HE2 perform authentication using a 10-byte ID code to prevent the contents of the flash memory from being read by an unauthorized person during on-chip debugging by the on-chip debug emulator.

Set the ID code in the 10-byte on-chip flash memory area from 0000070H to 0000079H to allow the debugger perform ID authentication.

If the IDs match, the security is released and reading flash memory and using the on-chip debug emulator are enabled.

- Set the 10-byte ID code to 0000070H to 0000079H.
- Bit 7 of 0000079H is the on-chip debug emulator enable flag.
 (0: Disable, 1: Enable)
- When the on-chip debug emulator is started, the debugger requests ID input. When the ID code input on the debugger and the ID code set in 0000070H to 0000079H match, the debugger starts.
- Debugging cannot be performed if the on-chip debug emulator enable flag is 0, even if the ID codes match.



24.6.2 Setting

Г

The following shows how to set the ID code as shown in Table 24-1.

When the ID code is set as shown in Table 24-1, the ID code input in the configuration dialog box of the ID850QB is "123456789ABCDEF123D4" (not case-sensitive).

Address	Value
0x70	0x12
0x71	0x34
0x72	0x56
0x73	0x78
0x74	0x9A
0x75	0xBC
0x76	0xDE
0x77	0XF1
0x78	0x23
0x79	0xD4

Table 24-1. ID Code

The ID code can be specified for the device file that supports the CA850 Ver. 2.60 or later and the security ID by the PM+ linker option setting.

Compiler Common Options
File Startup Link Directive ROM Flash Device 256M Byte Mode BPC Register:
Security ID: 0x123456789ABCDEF123D4
This edit box can be specified a security ID by hexadecimal. When it is specified, -Xsid option of the linker is set.
OK Cancel Apply Help

www.DataSheet4U.com

1

[Program example (when using CA850 Ver. 2.60 or later)]

24.7 Cautions

- (1) If a reset signal is input (from the target system or a reset signal from an internal reset source) during RUN (program execution), the break function may malfunction.
- (2) Even if the reset signal is masked by the mask function, the I/O buffer (port pin) may be reset if a reset signal is input from a pin.
- (3) Because a software breakpoint set in the internal flash memory is realized by the ROM correction function, it is made temporarily invalid by target reset or internal reset generated by watchdog timer 2. The breakpoint becomes valid again when a hardware break or forced break occurs, but a software break does not occur until then.
- (4) Pin reset during a break is masked and the CPU and peripheral I/O are not reset. If pin reset or internal reset is generated as soon as the flash memory is rewritten by DMA or read by the RAM monitor function while the user program is being executed, the CPU and peripheral I/O may not be correctly reset.
- (5) In the on-chip debug mode, the DDO pin is forcibly set to the high-level output.

CHAPTER 25 ELECTRICAL SPECIFICATIONS (TARGET)

25.1 Electrical Specifications

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	VDD	Vdd = EVdd	–0.5 to +6.5	V	
	EVDD VDD = EVDD				
	AV _{REF0}	–0.5 to +6.5	V		
	Vss Vss = EVss = AVss				
	AVss	Vss = EVss = AVss	–0.5 to +0.5	V	
	EVss	Vss = EVss = AVss	-0.5 to +0.5	V	
Input voltage	VII	P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0, PCM1, PDL0 to PDL7, RESET, FLMD0	-0.5 to EV _{DD} + 0.5 ^{Note}	V	
	Vı3	X1, X2, XT1, XT2	-0.5 to V _{RO} + 0.5^{Note}	V	
Analog input voltage	VIAN	P70 to P79	-0.5 to AV _{REF0} + 0.5^{Note}	V	

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Note Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

- Cautions 1. Avoid direct connections among the IC device output (or I/O) pins and between VDD or VCC and GND.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent

the quality assurance range during normal operation.

- 3. When directly connecting the external circuit to the pin that becomes high impedance state, the timing must be designed such that the output conflict is avoided on the external circuit.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lo∟	P00 to P06, P30 to P35, P40 to P42,	Per pin	4	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0, PCM1, PDL0 to PDL7	Total of all pins	50	mA
		P70 to P79	Per pin	4	mA
			Total of all pins	20	mA
Output current, high	Іон	P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0, PCM1, PDL0 to PDL7	Per pin	-4	mA
			Total of all pins	-50	mA
		P70 to P79	Per pin	-4	mA
			Total of all pins	-20	mA
Operating ambient	TA	Normal operation mode		-40 to +85	°C
temperature		Flash memory programming mode			
Storage temperature	Tstg			-40 to +125	°C

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc and GND.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent

the quality assurance range during normal operation.

- 3. When directly connecting the external circuit to the pin that becomes high impedance state, the timing must be designed such that the output conflict is avoided on the external circuit.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

25.2 Capacitance

$(T_{A} = 25^{\circ}C,$	VDD = EVDD =	$= \mathbf{AV}_{REF0} = \mathbf{V}$	Vss = EVss =	AVss = 0 V)	

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
I/O capacitance	Сю	fx = 1 MHz,			10	pF
		Unmeasured pins returned to 0 V.				

25.3 Operating Conditions

$(T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{\text{DD}} = \text{EV}_{\text{DD}} = 3.5 \text{ V} \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \leq \text{AV}_{\text{REF0}} \leq 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{AV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock frequency	fclk	REGC = 4.7 μ F, at operation with main clock	4		20	MHz
		REGC = 4.7 μ F, at operation with subclock (crystal resonator)	32		35	kHz
		REGC = 4.7 μ F, at operation with subclock (RC resonator)	12.5 ^{Note}		27.5 ^{Note}	kHz

Note The internal system clock frequency is half the oscillation frequency.

25.4 Oscillator Characteristics

25.4.1 Main clock oscillator characteristics

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (fx) ^{Note 1}		4		5	MHz
		Oscillation	After reset release		2 ¹⁶ /fx		s
Crystal resonator	stabilization time ^{Note 2}	After STOP mode release	0.5 ^{Note 3}	Note 4		ms	
			After IDLE2 mode release	0.35 ^{Note 3}	Note 4		ms
		Oscillation frequency (fx) ^{Note 1}		4		5	MHz
		Oscillation	After reset release		2 ¹⁶ /fx		s
777	stabilization time ^{Note 2}	After STOP mode release	0.5 ^{Note 3}	Note 4		ms	
			After IDLE2 mode release	0.35 ^{Note 3}	Note 4		ms

$(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le AV_{REF0} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V})$

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the crystal resonator after reset or STOP mode is released.
- 3. Time required to stabilize access to the internal flash memory.
- 4. The value differs depending on the OSTS register settings.

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the subclock is operating, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

25.4.2 Subclock oscillator characteristics

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (fxT) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}				10	S
RC resonator	XT1 XT2	Oscillation frequency (fxT) ^{Notes 1, 4}	$R = 390 kΩ \pm 5\%^{Note 3}$ C = 47 pF ±10% ^{Note 3}	25	40	55	kHz
		Oscillation stabilization time ^{Note 2}				100	μs

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Notes 1. Indicates only oscillator characteristics. For the CPU operation clock, see 25.8 AC Characteristics.

- 2. Time required from when V_{DD} reaches oscillation voltage range (MIN.: 3.5 V) to when the crystal resonator stabilizes.
- **3.** To avoid an adverse effect from wiring capacitance, keep the wiring length as short as possible.
- 4. RC oscillation frequency is 40 kHz (TYP.). This clock is internally divided by 2. In the case of the RC resonator, the internal system clock frequency is half the oscillation frequency: MIN. = 12.5 kHz, TYP. = 20 kHz, MAX. = 27.5 kHz.

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.

25.4.3 PLL characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		4		5	MHz
Output frequency	fxx		16		20	MHz
Lock time	tPLL	After VDD reaches MIN.: 3.5 V			800	μs

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V} \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

25.4.4 Internal oscillator characteristics


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output frequency	fR		100	200	400	kHz

25.5 Voltage Regulator Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	VDD		3.5		5.5	V
Output frequency	VRO			2.5		V
Lock time	treg	After V _{DD} reaches MIN.: 3.5 V, C = 4.7 μ F ±20% connected to REGC pin			1	ms



25.6 DC Characteristics

25.6.1 I/O level

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V} \text{ to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

						(1/2)
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P30, P34, P41, P98, PCM0, PCM1, PDL0 to PDL7	0.7EVDD		EVDD	V
	V _{IH2}	P00 to P06, P31 to P33, P35, P40, P42, P50 to P55, P90, P91, P96, P97, P99, P913 to P915	0.8EVDD		EVDD	V
	VIH4	P70 to P79	0.7AVREF0		AV _{REF0}	V
	VIH5	RESET, FLMD0	0.8EVDD		EVDD	V
Input voltage, low	VIL1	P30, P34, P41, P98, PCM0, PCM1, PDL0 to PDL7	EVss		0.3EV _{DD}	V
	VIL2	P00 to P06, P31 to P33, P35, P40, P42, P50 to P55, P90, P91, P96, P97, P99, P913 to P915	EVss		0.2EV _{DD}	V
	VIL4	P70 to P79	AVss		0.3AVREF0	V
	VIL5	RESET, FLMD0	EVss		0.2EVDD	V

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

							(2/2)
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output voltage,	V _{OH1}	P00 to P06, P30 to P35, P40 to	Iон = -1.0 mA	EV _{DD} - 1.0		EVDD	V
high ^{Note 1}	P9 PD	P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0, PCM1, PDL0 to PDL7	Iон = -0.1 mA	EV _{DD} – 0.5		EVDD	V
Vo	Vонз	P70 to P79	Іон = -1.0 mA	AVREF0 - 1.0		AV _{REF0}	V
			Iон = -0.1 mA	AVREF0 - 0.5		AV _{REF0}	V
Output voltage, Iow ^{Note 1}	Vol1	P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0, PCM1, PDL0 to PDL7	loL = 1.0 mA	0		0.4	V
	V _{OL3}	P70 to P79	lo∟ = 1.0 mA	0		0.4	V
Pull-up resistor	R1	Vi = 0 V		10	30	100	kΩ
Pull-down resistor ^{Note 2}	R2	$V_{I} = V_{DD}$		10	30	100	kΩ

Notes 1. The maximum value of the total of IOH/IOL is 20 mA/-20 mA for each power supply (EVDD, AVREF0).

2. DRST pin only

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

25.6.2 Pin leakage current

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{\text{REF0}} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

· · · · · · · · · · · · · · · · · · ·			•			,	
Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current, high ^{Note}	Ішні	$V_{\text{IN}} = V_{\text{DD}}$	Analog pin			+0.2	μA
			Other than analog pin			+0.5	
Input leakage current, low ^{Note}	Пле	Vin = 0 V	Analog pin			-0.2	μA
			Other than analog pin			-0.5	
Output leakage current, high	ILOH1	Vo = Vdd	Analog pin			+0.2	μA
			Other than analog pin			+0.5	
Output leakage current, low	ILOL1	Vo = 0 V	Analog pin			-0.2	μA
			Other than analog pin			-0.5	

Note The value of the FLMD0 pin is as follows.

- Input leakage current, high: 2 μ A (MAX.)
- Input leakage current, low: $-2 \mu A$ (MAX.)

25.6.3 Supply current

Parameter	Symbol		Cond	litions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note 1}	IDD1	Normal operation	fxx = 20 MHz (fx = 5 MHz)	All peripheral function operating		25	40	mA
		mode		All peripheral function stopped		21		mA
	IDD2	HALT mode	fxx = 20 MHz (fx = 5 MHz)	All peripheral function operating		14	24	mA
				All peripheral function stopped		9		mA
	Idd3	IDLE1 mode	fxx = 5 MHz (fx = 5 MHz), PLL off			0.6	0.9	mA
	IDD4	IDLE2 mode	fxx = 5 MHz (fx	= 5 MHz), PLL off		0.25	0.7	mA
	DD5	Subclock	Crystal resonat	or (fx⊤ = 32.768 kHz)		200	400	μA
		operation mode ^{Notes 2, 3}	RC resonator (t	$f_{XT} = 40 \text{ kHz}^{\text{Note 4}}$		200	400	μA
		Sub-IDLE	Crystal resonat	or (fx⊤ = 32.768 kHz)		20	120	μA
		mode ^{Notes 2, 3}	RC resonator (f	^f x⊤ = 40 kHz ^{Note 4})		35	140	μA
	DD7	Stop	POC stopped, i	nternal oscillator stopped		7	50	μA
		mode ^{Notes 2, 5}	POC operating	, internal oscillator stopped		10	55	μA
			POC stopped, i	nternal oscillator operating		15	65	μA
			POC operating	, internal oscillator operating		18	70	μA

Notes 1. Total current of V_{DD} and EV_{DD} (all ports stopped). The current of AV_{REF0} and the port buffer current including the current flowing through the on-chip pull-up/pull-down resistors are not included.


- 2. When the main clock oscillation is stopped.
- **3.** POC operating, internal oscillator operating.
- 4. The RC oscillation frequency is 40 kHz (TYP.). This clock is internally divided by 2.
- 5. When the subclock oscillation is not used.

25.7 Data Retention Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	In STOP mode	1.9		5.5	V
Data retention current	IDDDR	VDDDR = 2.0 V		6	45	μA
Supply voltage rise time	trvd		1			μs
Supply voltage fall time	tfvd		1			μs
Supply voltage retention time	t HVD	After STOP mode release	0			ms
STOP release signal input time	t DREL	After VDD reaches MIN.: 3.5 V	0			ms
Data retention input voltage, high	VIHDR	All input ports	0.9Vdddr		VDDDR	V
Data retention input voltage, low	VILDR	All input ports	0		0.1VDDDR	V


STOP Mode (TA = -40 to $+85^{\circ}$ C, VDD = EVDD = 1.9 V to 5.5 V, Vss = EVss = AVss = 0 V)

Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




25.8 AC Characteristics


(1) AC test input measurement points (VDD, AVREFO, EVDD)



(2) AC test output measurement points




(3) Load conditions



25.8.1 CLKOUT output timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк		50 ns	80 <i>µ</i> s	
High-level width	twкн		tсүк/2 – 15		ns
Low-level width	twĸ∟		tсүк/2 – 15		ns
Rise time	t KR			15	ns
Fall time	tкғ			15	ns

Clock Timing



25.9 Basic Operation


(1) Reset, interrupt timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
RESET low-level width	twrsl		500		ns
NMI high-level width	twnih	Analog noise elimination	500		ns
NMI low-level width	twnil	Analog noise elimination	500		ns
INTPn ^{Note 1} high-level width	twitн	Analog noise elimination $(n = 0 \text{ to } 7)$	500		ns
		Digital noise elimination $(n = 3)$	Note 2		ns
INTPn ^{Note 1} low-level width	twi⊤∟	Analog noise elimination (n = 0 to 7)	500		ns
		Digital noise elimination (n = 3)	Note 2		ns


- **Notes 1.** The same value as the INTP0/P03 pin applies in the case of the ADTRG pin. The same value as the INTP2/P05 pin applies in the case of the DRST pin.
 - **2.** 2T_{samp} + 20 or 3T_{samp} + 20 T_{samp}: Sampling clock for noise elimination


Reset/Interrupt



(2) Key interrupt timing

(,	,	** /
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
KRn input high-level width	twквн	Analog noise elimination $(n = 0 \text{ to } 7)$	500		ns
KRn input low-level width	t wkrl		500		ns





(3) Timer input timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
TIn high-level width	tтıн	TIP00, TIP01, TIP10, TIP11, TIP20,	Note 2		ns
TIn low-level width	t⊤ı∟	TIP21, TIP30, TIP31, TIQ00 to TIQ03 ^{Note 1}	Note 2		ns

Notes 1. Noise on the TIP00, TIP10, TIP20, TIP30, and TIQ00 pins can be eliminated only when a capture signal is input.

The noise cannot be eliminated when an external trigger signal or an external event counter signal is input.

2. 2Tsamp + 20 or 3Tsamp + 20

Tsamp: Sampling clock for noise elimination



(4) CSIB timing

(a) Master mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCKBn cycle time	t KCYn		125		ns
SCKBn high-level width	tкнn		tксүл/2 – 15		ns
SCKBn low-level width	t KLn		tксүл/2 – 15		ns
SIBn setup time (to SCKBn↑)	t sıKn		30		ns
SIBn hold time (from SCKBn↑)	t KSIn		25		ns
Output delay time from $\overline{SCKBn} \downarrow$ to SOBn	t KSOn			25	ns


Remark n = 0, 1

(b) Slave mode

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCKBn cycle time	t KCYn		200		ns
SCKBn high-level width	t KHn		90		ns
SCKBn low-level width	t KLn		90		ns
SIBn setup time (to SCKBn↑)	t SIKn		50		ns
SIBn hold time (from SCKBn [↑])	t KSIn		50		ns
Output delay time from $\overline{SCKBn} \downarrow$ to SOBn	t KSOn			50	ns

Remark n = 0, 1



(5) UARTA timing

$(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le AV_{REF0} \le 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Communication rate				312.5	kbps
ASCK0 cycle time				10	MHz

(6) A/D converter

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					10	bit
Overall error ^{Note}		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.15	±0.3	%FSR
Conversion time	tCONV		3.1		16	μs
Analog input voltage	VIAN		AVss		AV _{REF0}	V
AVREFO current	I AREF0	When using A/D converter		5	10	mA
		When not using A/D converter		1	10	μA

Note Excluding quantization error (±0.05 %FSR). Indicates the ratio to the full-scale value (%FSR).

Remark FSR: Full Scale Range


(7) POC circuit characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Detection voltage	VPOC0		3.5	3.7	3.9	V		
Power supply startup time	tртн	$V_{\text{DD}} = 0 \ \text{V} \rightarrow 3.5 \ \text{V}$	0.002			ms		
Response delay time 1 ^{Note 1}	tртнd	After VDD reaches 3.9 V on power application			3.0	ms		
Response delay time 2 ^{Note 2}	tpd	After V _{DD} drops below 3.5 V on power drop			1	ms		
Minimum VDD width	tew		0.2			ms		

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Notes 1. The time required to release a reset after the detection voltage is detected.

2. The time required to output a reset after the detection voltage is detected.




(8) LVI circuit characteristics

$14 - 40$ to 100 C, $400 - 2400 - 5.5$ V to 3.5 V, 4.0 V $\leq AVREPU \leq 3.5$ V, $435 - 2435 - 0$ V, $02 - 50$ pr j								
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Detection voltage	VLVIO		4.2	4.4	4.6	V		
	VLVI1		4.0	4.2	4.4	V		
Response time ^{№te 1}	tlo	After V _{DD} reaches V _{LVI0} /V _{LVI1} (MAX.) or drops below V _{LVI0} /V _{LVI1} (MIN.)		0.2	2	ms		
Minimum VDD width	t∟w		0.2			ms		
Reference voltage stabilization wait time ^{Note 2}	L WAIT	After V _{DD} reaches 3.5 V or LVION bit (LVIM.bit7) changes from 0 to 1		0.1	0.2	ms		

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C})$	$V_{DD} = FV_{DD} = 3.5 V t_{0}$	$0.55V$ $40V < \Delta V_{BEE0}$	< 5 5 V Vss = FVss	= AVss = 0 V, C∟ = 50 pF)
(1A = -40 10 + 00 0)			30.0 V, V $33 - 10$ V 33	$-A_{V33} - U_{V}, U_{L} - U_{V} p_{I}$

Notes 1. The time required to output an interrupt/reset after the detection voltage is detected.

2. Unnecessary when the POC function is used.




(9) RAM retention flag characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Detection voltage	VRAMH		1.9	2.0	2.1	V		
Supply voltage rise time	tramhth	$V_{\text{DD}}=0~V\rightarrow 3.5~V$	0.002		1800	ms		
Response time ^{Note}	tramhd	After the supply voltage reaches the detection voltage (MAX.)		0.2	2.0	ms		
Minimum VDD width	tramhw		0.2			ms		

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Note Time required to set the RAMF bit after the detection voltage is detected.



25.10 Flash Memory Programming Characteristics

(1) Basic characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	fcpu		4		20	MHz
Supply voltage	VDD		3.5		5.5	V
Number of writes	CWRT				100	Times
Input voltage, high	VIH	FLMD0	0.8EVDD		EVDD	V
Input voltage, low	VIL	FLMD0	EVss		0.2EVss	V
Write time + erase time	tiwrt + terase				TBD	s
Programming temperature	t PRG		-40		+85	°C

Note When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

(2) Serial write operation characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = 3.5 \text{ V to } 5.5 \text{ V}, 4.0 \text{ V} \le \text{AV}_{REF0} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
FLMD0 setup time from RESET	t RFCF		70536/fx			s
Count execution time	tcount				3	ms
FLMD0 high-level width	tсн		10		100	μs
FLMD0 low-level width	tc∟		10		100	μs
FLMD0 rise time	tR				50	ns
FLMD0 fall time	t⊧				50	ns



Т

CHAPTER 26 PACKAGE DRAWING

64-PIN PLASTIC LQFP (10x10)



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	12.0±0.2
В	10.0±0.2
С	10.0±0.2
D	12.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
К	1.0±0.2
L	0.5
М	$0.17\substack{+0.03 \\ -0.07}$
Ν	0.08
Р	1.4
Q	0.1±0.05
R	3°+4° -3°
S	1.5±0.10
Т	0.25
U	0.6±0.15
	S64GB-50-8EU-2

APPENDIX A REGISTER INDEX

Symbol	Name	Unit	Page
ADA0CR0	A/D conversion result register 0	ADC	396
ADA0CR0H	A/D conversion result register 0H	ADC	396
ADA0CR1	A/D conversion result register 1	ADC	396
ADA0CR1H	A/D conversion result register 1H	ADC	396
ADA0CR2	A/D conversion result register 2 ADC		396
ADA0CR2H	A/D conversion result register 2H	ADC	396
ADA0CR3	A/D conversion result register 3	ADC	396
ADA0CR3H	A/D conversion result register 3H	ADC	396
ADA0CR4	A/D conversion result register 4	ADC	396
ADA0CR4H	A/D conversion result register 4H	ADC	396
ADA0CR5	A/D conversion result register 5	ADC	396
ADA0CR5H	A/D conversion result register 5H	ADC	396
ADA0CR6	A/D conversion result register 6	ADC	396
ADA0CR6H	A/D conversion result register 6H	ADC	396
ADA0CR7	A/D conversion result register 7	ADC	396
ADA0CR7H	A/D conversion result register 7H	ADC	396
ADA0CR8	A/D conversion result register 8	ADC	396
ADA0CR8H	A/D conversion result register 8H	ADC	396
ADA0CR9	A/D conversion result register 9	ADC	396
ADA0CR9H	A/D conversion result register 9H	ADC	396
ADA0M0	A/D converter mode register 0 ADC		391
ADA0M1	A/D converter mode register 1	ADC	393
ADA0M2	A/D converter mode register 2	ADC	394
ADA0PFM	Power-fail compare mode register	ADC	398
ADA0PFT	Power-fail compare threshold value register	ADC	398
ADA0S	A/D converter channel specification register 0	ADC	395
ADIC	Interrupt control register	INTC	498
CB0CTL0	CSIB0 control register 0	CSI	455
CB0CTL1	CSIB0 control register 1	CSI	458
CB0CTL2	CSIB0 control register 2	CSI	459
CBORIC	Interrupt control register INTC		498
CB0RX	CSIB0 receive data register CSI		454
CB0RXL	CSIB0 receive data register L CSI		454
CB0STR	CSIB0 status register CSI		461
CB0TIC	Interrupt control register INTC		498
CB0TX	CSIB0 transmit data register CSI		454
CB0TXL	CSIB0 transmit data register L	CSI	454
CB1CTL0			455
CB1CTL1	CSIB1 control register 1	CSI	458
CB1CTL2			459

www.DataSheet4U.com

Symbol	Name	Unit	(2/6 Page
CB1RIC		INTC	498
	Interrupt control register	CSI	
CB1RX	CSIB1 receive data register		454
CB1RXL	CSIB1 receive data register L	CSI	454
CB1STR CB1TIC	CSIB1 status register	CSI	461
	Interrupt control register	CSI	498
CB1TX	CSIB1 transmit data register		454
CB1TXL	CSIB1 transmit data register L CSI		454
CCLS	CPU operation clock status register	CG	154
CLM	Clock monitor mode register	CLM	546
CTBP	CALLT base pointer	CPU	48
CTPC	CALLT execution status saving register	CPU	47
CTPSW	CALLT execution status saving register	CPU	47
DBPC	Exception/debug trap status saving register	CPU	48
DBPSW	Exception/debug trap status saving register	CPU	48
ECR	Interrupt source register	CPU	45
EIPC	Interrupt status saving register	CPU	44
EIPSW	Interrupt status saving register	CPU	44
FEPC	NMI status saving register	CPU	45
FEPSW	NMI status saving register	CPU	45
IMR0	Interrupt mask register 0	INTC	499
IMR0H	Interrupt mask register 0H	INTC	499
IMR0L	Interrupt mask register 0L	INTC	499
IMR1	Interrupt mask register 1	INTC	499
IMR1H	Interrupt mask register 1H	INTC	499
IMR1L	Interrupt mask register 1L	INTC	499
IMR2	Interrupt mask register 2	INTC	499
IMR2H	Interrupt mask register 2H	INTC	499
IMR2L	Interrupt mask register 2L	INTC	499
INTF0	External interrupt falling edge specification register 0	INTC	81, 510
INTF3L	External interrupt falling edge specification register 3L	INTC	87, 511
INTF9H	External interrupt falling edge specification register 9H	INTC	109, 512
INTR0	External interrupt rising edge specification register 0	INTC	81, 510
INTR3L	External interrupt rising edge specification register 3L	INTC	88, 511
INTR9H	External interrupt rising edge specification register 9H	INTC	110, 512
ISPR	In-service priority register INTC		500
KRIC	Interrupt control register INTC		498
KRM	Key return mode register KR		518
LOCKR	Lock register CG		157
LVIIC	Interrupt control register INTC		498
LVIM			553
LVIS	Low-voltage detection level select register	LVI	554
NFC	Noise elimination control register	INTC	513
OCDM	On-chip debug mode register	Debug	588
OSTS			523

			(3/
Symbol	Name	Unit	Page
P0	Port 0	Port	78
P00NFC	TIP00 pin noise elimination control register	Timer	177
P01NFC	TIP01 pin noise elimination control register	Timer	177
P10NFC	TIP10 pin noise elimination control register	Timer	177
P11NFC	TIP11 pin noise elimination control register	Timer	177
P20NFC	TIP20 pin noise elimination control register	Timer	177
P21NFC	TIP21 pin noise elimination control register Timer		177
P30NFC	TIP30 pin noise elimination control register	Timer	177
P31NFC	TIP31 pin noise elimination control register	Timer	177
P3L	Port 3L	Port	84
P4	Port 4	Port	90
P5	Port 5	Port	93
P7H	Port 7H	Port	99
P7L	Port 7L	Port	99
P9	Port 9	Port	102
P9H	Port 9H	Port	102
P9L	Port 9L	Port	102
PC	Program counter	CPU	42
PCC	Processor clock control register	CG	150
PCLM	Programmable clock mode register	CG	159
PCM	Port CM	Port	112
PDLL	Port DLL	Port	115
PEMU1	Peripheral emulation register 1 LVI		559
PFC0	Port function control register 0	Port	80
PFC3L	Port function control register 3L	Port	86
PFC5	Port function control register 5	Port	95
PFC9	Port function control register 9	Port	106
PFC9H	Port function control register 9H	Port	106
PFC9L	Port function control register 9L	Port	106
PFCE3L	Port function control expansion register 3L	Port	86
PFCE5	Port function control expansion register 5	Port	95
PFCE9	Port function control expansion register 9	Port	106
PFCE9H	Port function control expansion register 9H	Port	106
PFCE9L	Port function control expansion register 9L	Port	106
PIC0			498
PIC1	Interrupt control register INTC Interrupt control register INTC		498
PIC2	Interrupt control register INTC Interrupt control register INTC		498
PIC3	Interrupt control register INTC		498
PIC4	Interrupt control register INTC		498
PIC5	Interrupt control register	INTC	498
PIC6	Interrupt control register	INTC	498
PIC0 PIC7	Interrupt control register	INTC	498
PLLCTL	PLL control register	CG	156
PLLS	PLL control register PLL lockup time specification register	CG	156

www.DataSheet4U.com

(4/6)

			(4/6
Symbol	Name	Unit	Page
PM0	Port mode register 0	Port	78
PM3L	Port mode register 3L	Port	84
PM4	Port mode register 4	Port	90
PM5	Port mode register 5	Port	93
PM7H	Port mode register 7H	Port	100
PM7L	Port mode register 7L	Port	100
PM9	Port mode register 9	Port	103
PM9H	Port mode register 9H	Port	103
PM9L	Port mode register 9L	Port	103
PMC0	Port mode control register 0	Port	79
PMC3L	Port mode control register 3L	Port	85
PMC4	Port mode control register 4	Port	91
PMC5	Port mode control register 5	Port	94
PMC9	Port mode control register 9	Port	104
PMC9H	Port mode control register 9H	Port	104
PMC9L	Port mode control register 9L	Port	104
PMCCM	Port mode control register CM	Port	113
PMCM	Port mode register CM	Port	112
PMDLL	Port mode register DLL	Port	115
PRCMD	Command register	CPU	68
PRSCM0	Prescaler compare register 0	WT	375, 480
PRSM0	Prescaler mode register 0	WT	374, 479
PSC	Power save control register	CG	521
PSMR	Power save mode register	CG	522
PSW	Program status word	CPU	46
PU0	Pull-up resistor option register 0	Port	80
PU3L	Pull-up resistor option register 3L	Port	87
PU4	Pull-up resistor option register 4	Port	91
PU5	Pull-up resistor option register 5	Port	97
PU9	Pull-up resistor option register 9	Port	109
PU9H	Pull-up resistor option register 9H	Port	109
PU9L	Pull-up resistor option register 9L	Port	109
Q00NFC	TIQ00 pin noise elimination control register	Timer	277
Q01NFC	TIQ01 pin noise elimination control register	Timer	277
Q02NFC	TIQ02 pin noise elimination control register	Timer	277
Q03NFC	TIQ03 pin noise elimination control register	Timer	277
r0 to r31	General-purpose register CPU		42
RAMS	Internal RAM data status register	CG	554
RCM	Internal oscillation mode register	CG	154
RESF	Reset source flag register	Reset	540
SELCNT0	Selector operation control register 0	Timer	254
SYS	System status register	CPU	69
TM0CMP0	TMM0 compare register 0	Timer	364
TMOCTLO	TMM0 control register 0	Timer	365

			(5/6
Symbol	Name	Unit	Page
TM0EQIC0	Interrupt control register	INTC	498
TP0CCIC0	Interrupt control register	INTC	498
TP0CCIC1	Interrupt control register	INTC	498
TP0CCR0	TMP0 capture/compare register 0	Timer	172
TP0CCR1	TMP0 capture/compare register 1	Timer	174
TP0CNT	TMP0 counter read buffer register	Timer	176
TP0CTL0	TMP0 control register 0	Timer	165
TP0CTL1	TMP0 control register 1	Timer	166
TP0IOC0	TMP0 I/O control register 0	Timer	168
TP0IOC1	TMP0 I/O control register 1	Timer	169
TP0IOC2	TMP0 I/O control register 2	Timer	170
TP0OPT0	TMP0 option register 0	Timer	171
TP0OVIC	Interrupt control register	INTC	498
TP1CCIC0	Interrupt control register	INTC	498
TP1CCIC1	Interrupt control register	INTC	498
TP1CCR0	TMP1 capture/compare register 0	Timer	172
TP1CCR1	TMP1 capture/compare register 1	Timer	174
TP1CNT	TMP1 counter read buffer register	Timer	176
TP1CTL0	TMP1 control register 0	Timer	165
TP1CTL1	TMP1 control register 1	Timer	166
TP1IOC0	TMP1 I/O control register 0	Timer	168
TP1IOC1	TMP1 I/O control register 1	Timer	169
TP1IOC2	TMP1 I/O control register 2 Timer		170
TP1OPT0	TMP1 option register 0 Timer		171
TP10VIC	Interrupt control register INTC		498
TP2CCIC0	Interrupt control register INTC		498
TP2CCIC1	Interrupt control register INTC		498
TP2CCR0	TMP2 capture/compare register 0		
TP2CCR1	TMP2 capture/compare register 1	Timer	174
TP2CNT	TMP2 counter read buffer register	Timer	176
TP2CTL0	TMP2 control register 0	Timer	165
TP2CTL1	TMP2 control register 1	Timer	166
TP2IOC0	TMP2 I/O control register 0	Timer	168
TP2IOC1	TMP2 I/O control register 1 Timer		169
TP2IOC2			170
TP2OPT0			171
TP2OVIC			498
TP3CCIC0			498
TP3CCIC1			498
TP3CCR0			172
TP3CCR1	TMP3 capture/compare register 1	Timer	174
TP3CNT			176
TP3CTL0	TMP3 control register 0	Timer	165
TP3CTL1			166

www.DataSheet4U.com

|--|

Qumbal	Nama	Unit	(6/
Symbol	Name		Page
TP3IOC0	TMP3 I/O control register 0	Timer	168
TP3IOC1	TMP3 I/O control register 1	Timer	169
TP3IOC2	TMP3 I/O control register 2	Timer	170
TP3OPT0	TMP3 option register 0	Timer	171
TP3OVIC	Interrupt control register	INTC	498
TQ0CCIC0	Interrupt control register	INTC	498
TQ0CCIC1	Interrupt control register	INTC	498
TQ0CCIC2	Interrupt control register	INTC	498
TQ0CCIC3	Interrupt control register	INTC	498
TQ0CCR0	TMQ0 capture/compare register 0	Timer	268
TQ0CCR1	TMQ0 capture/compare register 1	Timer	270
TQ0CCR2	TMQ0 capture/compare register 2	Timer	272
TQ0CCR3	TMQ0 capture/compare register 3	Timer	274
TQ0CNT	TMQ0 counter read buffer register	Timer	276
TQ0CTL0	TMQ0 control register 0	Timer	261
TQ0CTL1	TMQ0 control register 1	Timer	262
TQ0IOC0	TMQ0 I/O control register 0	Timer	264
TQ0IOC1	TMQ0 I/O control register 1	Timer	265
TQ0IOC2	TMQ0 I/O control register 2	Timer	266
TQ0OPT0	TMQ0 option register 0	Timer	267
TQ00VIC	Interrupt control register	INTC	498
UA0CTL0	UARTA0 control register 0	UART	422
UA0CTL1	UARTA0 control register 1	UART	444
UA0CTL2	UARTA0 control register 2	UART	445
UA0OPT0	UARTAO option control register 0 UART		424
UA0RIC	Interrupt control register	INTC	498
UA0RX	UARTA0 receive data register UART		427
UA0STR	UARTA0 status register	UART	425
UA0TIC	Interrupt control register	INTC	498
UA0TX	UARTA0 transmit data register	UART	427
UA1CTL0	UARTA1 control register 0	UART	422
UA1CTL1	UARTA1 control register 1	UART	444
UA1CTL2	UARTA1 control register 2	UART	445
UA1OPT0	UARTA1 control register 2 UAR UARTA1 option control register 0 UAR		424
UA1RIC			498
UA1RX	Interrupt control register INTC		427
UA1STR	UARTA1 receive data register UART		425
UAITIC	UARTA1 status register UART		498
UA1TX	Interrupt control register INTC		498
VSWC	UARTA1 transmit data register UART		70
	System wait control register CPU Watchdag times apply register WDT		
WDTE	Watchdog timer enable register	WDT	385
WDTM2	Watchdog timer mode register 2	WDT	383, 501
WTIC	Interrupt control register	INTC	498
WTIIC	Interrupt control register	INTC	498
WTM	Watch timer operation mode register	WT	376

B.1 Conventions

(1) Register symbols used to describe operands

Register Symbol	Explanation	
reg1	General-purpose registers: Used as source registers.	
reg2	General-purpose registers: Used mainly as destination registers. Also used as source register in some instructions.	
reg3	General-purpose registers: Used mainly to store the remainders of division results and the higher 32 bits of multiplication results.	
bit#3	3-bit data for specifying the bit number	
immX	X bit immediate data	
dispX	X bit displacement data	
regID	System register number	
vector	5-bit data that specifies the trap vector (00H to 1FH)	
сссс	4-bit data that shows the conditions code	
sp	Stack pointer (r3)	
ер	Element pointer (r30)	
listX	X item register list	

(2) Register symbols used to describe opcodes

Register Symbol	Explanation
R	1-bit data of a code that specifies reg1 or regID
r	1-bit data of the code that specifies reg2
w	1-bit data of the code that specifies reg3
d	1-bit displacement data
1	1-bit immediate data (indicates the higher bits of immediate data)
i	1-bit immediate data
сссс	4-bit data that shows the condition codes
CCCC	4-bit data that shows the condition codes of Bcond instruction
bbb	3-bit data for specifying the bit number
L	1-bit data that specifies a program register in the register list

(3) Register symbols used in operations

Register Symbol	Explanation
<i>←</i>	Input for
GR[]	General-purpose register
SR[]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read size b data from address a.
store-memory (a, b, c)	Write data b into address a in size c.
load-memory-bit (a, b)	Read bit b of address a.
store-memory-bit (a, b, c)	Write c to bit b of address a.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, $n \ge 7FFFFFFH$, let it be 7FFFFFH. $n \le 80000000H$, let it be 80000000H.
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Halfword	Half word (16 bits)
Word	Word (32 bits)
+	Addition
_	Subtraction
-	Bit concatenation
×	Multiplication
÷	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

(4) Register symbols used in execution clock

Register Symbol	Explanation
i	If executing another instruction immediately after executing the first instruction (issue).
r	If repeating execution of the same instruction immediately after executing the first instruction (repeat).
I	If using the results of instruction execution in the instruction immediately after the execution (latency).

(5) Register symbols used in flag operations

Identifier	Explanation
(Blank)	No change
0	Clear to 0
х	Set or cleared in accordance with the results.
R	Previously saved values are restored.

(6) Condition codes

Condition Code (cccc)	Condition Formula	Explanation
0 0 0 0	OV = 1	Overflow
1000	OV = 0	No overflow
0001	CY = 1	Carry Lower (Less than)
1001	CY = 0	No carry Not lower (Greater than or equal)
0010	Z = 1	Zero
1010	Z = 0	Not zero
0011	(CY or Z) = 1	Not higher (Less than or equal)
1011	(CY or Z) = 0	Higher (Greater than)
0100	S = 1	Negative
1 1 0 0	S = 0	Positive
0101	-	Always (Unconditional)
1 1 0 1	SAT = 1	Saturated
0110	(S xor OV) = 1	Less than signed
1 1 1 0	(S xor OV) = 0	Greater than or equal signed
0111	((S xor OV) or Z) = 1	Less than or equal signed
1 1 1 1	((S xor OV) or Z) = 0	Greater than signed

B.2 Instruction Set (in Alphabetical Order)

	Γ	Γ	Γ		1			1			(1/6)
Mnemonic	Operand	Opcode	Operation			ecut Clocl				Flage	6	
					i	r	Ι	СҮ	ov	s	Z	SAT
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2]+GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2]+sign-extend(ir	mm5)	1	1	1	×	×	×	×	
ADDI	imm16,reg1,reg2	rrrr110000RRRRR	GR[reg2]←GR[reg1]+sign-extend(ir	mm16)	1	1	1	×	×	×	×	
AND	reg1,reg2	rrrrr001010RRRRR	GR[reg2]←GR[reg2]AND GR[reg1]		1	1	1		0	×	×	
ANDI	imm16,reg1,reg2	rrrr110110RRRRR	GR[reg2]←GR[reg1]AND zero-extend(imm16)			1	1		0	×	×	
Bcond	disp9	ddddd1011dddcccc Note 1	if conditions are satisfied then PC←PC+sign-extend(disp9)	When conditions are satisfied	2 Note 2	2 Note 2	2 Note 2					
			When conditions 1 are not satisfied		1	1	1					
BSH	reg2,reg3	rrrr11111100000 wwwww01101000010	GR[reg3]←GR[reg2] (23 : 16) II GR[reg2] (31 : 24) II GR[reg2] (7 : 0) II GR[reg2] (15 : 8)				1	×	0	×	×	
BSW	reg2,reg3	rrrr11111100000 wwww01101000000	GR[reg3]←GR[reg2] (7 : 0) II GR[reg2] (15 : 8) II GR [reg2] (23 : 16) II GR[reg2] (31 : 24)			1	1	×	0	×	×	
CALLT	imm6	0000001000iiiiii	CTPC←PC+2(return PC) CTPSW←PSW adr←CTBP+zero-extend(imm6 logic PC←CTBP+zero-extend(Load-mem		4	4	4					
CLR1	bit#3,disp16[reg1]	10bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16 Z flag←Not(Load-memory-bit(adr,b Store-memory-bit(adr,bit#3,0)		3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100100	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,re Store-memory-bit(adr,reg2,0)	eg2))	3 Note 3	3 Note 3	3 Note 3				×	
CMOV	cccc,imm5,reg2,reg3	rrrrr111111iiii wwwww011000cccc0	if conditions are satisfied then GR[reg3]←sign-extended(imm else GR[reg3]←GR[reg2]	5)	1	1	1					
	cccc,reg1,reg2,reg3	rrrrr111111RRRR wwwww011001cccc0	if conditions are satisfied then GR[reg3]←GR[reg1] else GR[reg3]←GR[reg2]		1	1	1					
CMP	reg1,reg2	rrrrr001111RRRRR	result←GR[reg2]–GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010011iiiii	result←GR[reg2]–sign-extend(imm	5)	1	1	1	×	×	×	×	
CTRET		0000011111100000 0000000101000100	PC←CTPC PSW←CTPSW		3	3	3	R	R	R	R	R
DBRET		0000011111100000 0000000101000110	PC←DBPC PSW←DBPSW		3	3	3	R	R	R	R	R

(2/6)

											2/6)
Mnemonic	Operand	Opcode	Operation		ecut Cloci			3			
				i	r	Т	CY	ov	s	Ζ	SAT
DBTRAP		1111100001000000	DBPC←PC+2 (restored PC) DBPSW←PSW PSW.NP←1 PSW.EP←1 PSW.ID←1 PC←00000060H	3	3	3					
DI		0000011111100000 0000000101100000	PSW.ID←1	1	1	1					
DISPOSE	imm5,list12	0000011001iiiiiL LLLLLLLLL00000	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded			n+1 Note4					
	imm5,list12,[reg1]	0000011001iiiiiL LLLLLLLRRRRR Note 5	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded PC←GR[reg1]			Note4					
DIV	reg1,reg2,reg3	rrrr111111RRRRR wwww01011000000	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVH	reg1,reg2	rrrr000010RRRRR	GR[reg2]←GR[reg2]÷GR[reg1] ^{№σε 6}	35	35	35		×	×	×	
	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000000	GR[reg2]←GR[reg2]÷GR[reg1] ^{№te 6} GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	-
DIVHU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000010	GR[reg2]←GR[reg2]÷GR[reg1] ^{№ee 6} GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
DIVU	reg1,reg2,reg3	rrrr111111RRRRR wwww01011000010	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
EI		1000011111100000 0000000101100000	PSW.ID←0	1	1	1					
HALT		0000011111100000 0000000100100000	Stop	1	1	1					
HSW	reg2,reg3	rrrr11111100000 wwww01101000100	GR[reg3]←GR[reg2](15 : 0) II GR[reg2] (31 : 16)	1	1	1	×	0	×	×	
JARL	disp22,reg2	rrrrr11110dddddd dddddddddddddddd Note 7	GR[reg2]←PC+4 PC←PC+sign-extend(disp22)	2	2	2					
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]	3	3	3					
JR	disp22	0000011110dddddd ddddddddddddddd	PC←PC+sign-extend(disp22)	2	2	2					
LD.B	disp16[reg1],reg2	Note 7 rrrrr111000RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 11					
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR dddddddddddd1	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 11					
		Notes 8, 10									

	(α / α)	
(3/6)	

Mnemonic	Operand	Opcode	Operation		Ex	ecut	ion		ł	=lags	5	
					(Clocl	<					
					i	r	Ι	СҮ	ov	S	Z	SAT
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR	adr←GR[reg1]+sign-extend(disp16) 1		1	1	Note					
		dddddddddddddd	GR[reg2]←sign-extend(Lo	ad-memory(adr,Halfword))			11					
		Note 8		1								
LDSR	reg2,regID	rrrrr111111RRRRR	SR[regID]←GR[reg2]	Other than regID = PSW	1	1	1					
		0000000000100000 Note 12		regID = PSW	1	1	1	×	×	×	×	×
LD.HU	disp16[reg1],reg2	rrrr111111RRRRR	adr←GR[reg1]+sign-exten	d(disp16)	1	1	Note					
		ddddddddddddd1	GR[reg2]←zero-extend(Lo	ad-memory(adr,Halfword)			11					
		Note 8										
LD.W	disp16[reg1],reg2	rrrrr111001RRRRR	adr-GR[reg1]+sign-extend(disp16) GR[reg2]-Load-memory(adr,Word)		1	1	Note					
		ddddddddddddd1					11					
MOV		Note 8			4	4	4					
MOV	reg1,reg2	rrrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1					
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(im	m5)	1	1	1					
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32		2	2	2					
		111111111111111111										
MOVEA	imm16,reg1,reg2	rrrr110001RRRRR	GR[reg2]←GR[reg1]+sign·	-extend(imm16)	1	1	1					
MOVHI	imm16,reg1,reg2	rrrrr110010RRRRR	GR[reg2]←GR[reg1]+(imm	16 0 ¹⁶)	1	1	1					
				,	•							
MUL	reg1,reg2,reg3	rrrrr111111RRRRR	GR[reg3] II GR[reg2]←GR	[reg2]xGR[reg1]	1	4	5					
		wwww01000100000	Note 14									
	imm9,reg2,reg3	rrrr111111iiii	GR[reg3] II GR[reg2]←GR	[reg2]xsign-extend(imm9)	1	4	5					
		wwwww01001111100 Note 13										
MULH	reg1,reg2	rrrr000111RRRRR	GR[reg2]←GR[reg2] ^{Note 6} xG	R[reg1] ^{Note 6}	1	1	2					
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2] ^{Note 6} xsi	ign-extend(imm5)	1	1	2					
MULHI	imm16,reg1,reg2	rrrrr110111RRRRR	GR[reg2]←GR[reg1] ^{№te 6} xir	nm16	1	1	2					
MULU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01000100010	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5					
	imm9,reg2,reg3	rrrr111111iiii	GR[reg3] ∥ GR[reg2]←GR	[reg2]xzero-extend(imm9)	1	4	5					\vdash
		wwwww0100111110 Note 13					-					
NOP		000000000000000000000000000000000000000	Pass at least one clock cyc	cle doing nothing	1	1	1					-
NOT	reg1,reg2	rrrrr000001RRRRR	GR[reg2]←NOT(GR[reg1])		1	1	1		0	×	×	┢
NOT1	bit#3,disp16[reg1]	01bbb111110RRRRR	adr←GR[reg1]+sign-exten		3	3	3		v	~	×	<u> </u>
		dddddddddddddd	Z flag←Not(Load-memory-		_	-	Note 3					
			Store-memory-bit(adr,bit#3	3,Z flag)	NOLE 3	NOLE 3	NOLE 3					
	reg2,[reg1]	rrrr111111RRRRR	adr←GR[reg1]		3	3	3				×	
		000000011100010	Z flag←Not(Load-memory-	-bit(adr,reg2))	Note 3	Note 3	Note 3					
			Store-memory-bit(adr,reg2	,Z flag)								

Mnemonic	Operand Opcode Operation		Execution			Flags						
					Clock			0				
				i	r	Ι	СҮ	ov	s	Z	SAT	
OR	reg1,reg2	rrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]	1	1	1		0	×	×		
ORI	imm16,reg1,reg2	rrrr110100RRRRR	GR[reg2]←GR[reg1]OR zero-extend(imm16)	1	1	1		0	×	×		
PREPARE	list12,imm5	0000011110iiiiiL LLLLLLLLL00001	Store-memory(sp–4,GR[reg in list12],Word) sp←sp–4 repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend(imm5)		n+1 Note4							
	list12,imm5, sp/imm ^{№te 15}	0000011110iiiiiL LLLLLLLLLff011 imm16/imm32 Note 16	Store-memory(sp-4,GR[reg in list12],Word) $sp \leftarrow sp+4$ repeat 1 step above until all regs in list12 is stored $sp \leftarrow sp$ -zero-extend (imm5) $ep \leftarrow sp/imm$	Note 4	n+2 Note4 Note17	Note 4						
RETI		0000011111100000	if PSW.EP=1 then PC \leftarrow EIPC PSW \leftarrow EIPSW else if PSW.NP=1 then PC \leftarrow FEPC PSW \leftarrow FEPSW else PC \leftarrow EIPC PSW \leftarrow EIPSW	3	3	3	R	R	R	R	R	
SAR	reg1,reg2	rrrr111111RRRRR 0000000010100000	GR[reg2]←GR[reg2]arithmetically shift right by GR[reg1]	1	1	1	×	0	×	×		
	imm5,reg2	rrrr010101iiiii	GR[reg2]←GR[reg2]arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×		
SASF	cccc,reg2	rrrrr1111110cccc 0000001000000000	if conditions are satisfied then GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000001H else GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000000H	1	1	1						
SATADD	reg1,reg2	rrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×	
	imm5,reg2	rrrrr010001iiiii	GR[reg2]←saturated(GR[reg2]+sign-extend(imm5)	1	1	1	×	×	×	×	×	
SATSUB	reg1,reg2	rrrr000101RRRRR	GR[reg2]←saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×	
SATSUBI	imm16,reg1,reg2	rrrr110011RRRRR	GR[reg2]←saturated(GR[reg1]–sign-extend(imm16)	1	1	1	×	×	×	×	×	
SATSUBR	reg1,reg2	rrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×	
SETF	cccc,reg2	rrrr1111110cccc 00000000000000000000	If conditions are satisfied then GR[reg2]←00000001H else GR[reg2]←00000000H	1	1	1						

(5/6)

Mnemonic	Operand Opcode Operation		F٧	ecut	ion	(5) Flags							
Witemonie	Operand	Opcode	Operation		Cloc			5					
				i	r	Ι	CY	ov	s	z	SAT		
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,1)	3 Note 3	3 Note 3	3 Note 3				×			
	reg2,[reg1]	rrrr111111RRRRR 0000000011100000	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,1)	3 Note 3	3 Note 3	3 Note 3				×			
SHL	reg1,reg2	rrrr111111RRRRR 0000000011000000	GR[reg2]←GR[reg2] logically shift left by GR[reg1]	1	1	1	×	0	×	×			
	imm5,reg2	rrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×			
SHR	reg1,reg2	rrrr111111RRRRR 0000000010000000	GR[reg2]←GR[reg2] logically shift right by GR[reg1]	1	1	1	×	0	×	×			
	imm5,reg2	rrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×			
SLD.B	disp7[ep],reg2	rrrr0110dddddd	adr←ep+zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9							
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep+zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9							
SLD.H	disp8[ep],reg2	rrrrr1000dddddd Note 19	adr←ep+zero-extend(disp8) GR[reg2]←sign-extend(Load-memory(adr,Halfword))	1	1	Note 9							
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Halfword))	1	1	Note 9							
SLD.W	disp8[ep],reg2	rrrrr1010ddddd0 Note 21	adr←ep+zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9							
SST.B	reg2,disp7[ep]	rrrr0111dddddd	adr←ep+zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1							
SST.H	reg2,disp8[ep]	rrrrr1001dddddd Note 19	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Halfword)	1	1	1							
SST.W	reg2,disp8[ep]	rrrrr1010ddddd1 Note 21	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Word)	1	1	1							
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Store-memory(adr,GR[reg2],Byte)	1	1	1							
ST.H	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Halfword)	1	1	1							
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR dddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Word)	1	1	1							
STSR	regID,reg2	rrrr111111RRRRR 0000000001000000	GR[reg2]←SR[regID]	1	1	1							

			•	-			1				6/6)	
Mnemonic	Operand	Opcode	Operation	Execution Clock			Flags					
				i	r	Ι	CY	ov	S	Z	SAT	
SUB	reg1,reg2	rrrr001101RRRRR	GR[reg2]-GR[reg2]-GR[reg1]	1	1	1	×	×	×	×		
SUBR	reg1,reg2	rrrr001100RRRRR	GR[reg2]←GR[reg1]–GR[reg2]	1	1	1	×	×	×	×		
SWITCH	reg1	00000000010RRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1) PC←(PC+2) + (sign-extend (Load-memory (adr,Halfword)) logically shift left by 1	5	5	5						
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend (GR[reg1] (7 : 0))	1	1	1						
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend (GR[reg1] (15 : 0))	1	1	1						
TRAP	vector	00000111111iiii	EIPC ←PC+4 (Restored PC) EIPSW ←PSW ECR.EICC ←Interrupt code PSW.EP ←1 PSW.ID ←1 PC ←00000040H (when vector is 00H to 0FH) 00000050H (when vector is 10H to 1FH)	3	3	3						
TST	reg1,reg2	rrrr001011RRRRR	result←GR[reg2] AND GR[reg1]	1	1	1		0	×	×		
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit (adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×		
	reg2, [reg1]	rrrrr111111RRRRR 0000000011100110	adr←GR[reg1] Z flag←Not (Load-memory-bit (adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×		
XOR	reg1,reg2	rrrr001001RRRRR	GR[reg2]←GR[reg2] XOR GR[reg1]	1	1	1		0	×	×		
XORI	imm16,reg1,reg2	rrrrr110101RRRRR	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×		
ZXB	reg1	00000000100RRRR	GR[reg1]—zero-extend (GR[reg1] (7:0))	1	1	1						
ZXH	reg1	00000000110RRRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1						

Notes 1. dddddddd: Higher 8 bits of disp9.

- 2. 3 if there is an instruction that rewrites the contents of the PSW immediately before.
- **3.** If there is no wait state (3 + the number of read access wait states).
- **4.** n is the total number of list12 load registers. (According to the number of wait states. Also, if there are no wait states, n is the total number of list12 registers. If n = 0, same operation as when n = 1)
- 5. RRRRR: other than 00000.
- 6. The lower halfword data only are valid.
- 7. ddddddddddddddddd: The higher 21 bits of disp22.
- 8. ddddddddddddd: The higher 15 bits of disp16.
- 9. According to the number of wait states (1 if there are no wait states).
- **10.** b: bit 0 of disp16.
- 11. According to the number of wait states (2 if there are no wait states).

Notes 12. In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.

rrrrr = regID specification

- RRRRR = reg2 specification
- 13. iiiii: Lower 5 bits of imm9.
 - IIII: Higher 4 bits of imm9.
- 14. Do not specify the same register for general-purpose registers reg1 and reg3.
- **15.** sp/imm: specified by bits 19 and 20 of the sub-opcode.
- **16.** ff = 00: Load sp in ep.
 - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
 - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
 - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
- **17.** If imm = imm32, n + 3 clocks.
- **18.** rrrrr: Other than 00000.
- 19. ddddddd: Higher 7 bits of disp8.
- 20. dddd: Higher 4 bits of disp5.
- 21. dddddd: Higher 6 bits of disp8.

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

> Hanover Office Podbielski Strasse 166 B 30177 Hanover Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52180 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana Via Fabio Filzi, 25/A

20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Limburglaan 5 5616 HR Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China TEL: 010-8235-1155 http://www.cn.necel.com/

NEC Electronics Shanghai Ltd.

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai P.R. China P.C:200120 Tel: 021-5888-5400 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

12/F., Cityplaza 4, 12 Taikoo Wan Road, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

Seoul Branch

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

G05.12A