

Low Power 14-Bit, 15-Bit & 16-Bit Sampling Analog-to-Digital Converters

DAS1157/DAS1158/DAS1159

FEATURES

Complete with High Accuracy Sample/Hold and A/D Converter

Low Power Consumption: 650mW max, V_S = ±15V

Rated Performance: -25°C to +85°C Low Nonlinearity (DAS1158 and DAS1159)

Differential: ±0.0015% FSR max Integral: ±0.003% FSR max Differential T.C.: ±1ppm/°C max High Throughput Rate: 18kHz min

Byte-Selectable Tri-State Buffered Outputs Internal Gain & Offset Potentiometers All Hermetically-Sealed Semiconductors Improved Second Source to A/D/A/M-834 and A/D/A/M-835 Modules

APPLICATIONS

Seismic Data Acquisition
Portable Field Instrumentation
Automated Test Equipment
Process Control Data Acquisition
Medical Instrumentation

GENERAL DESCRIPTION

The DAS1157/DAS1158/DAS1159 are 14-/15-/16-bit sampling analog-to-digital converters. They are ideally suited for use in portable and remote data acquisition equipment where low power consumption (650mW maximum) and wide temperature range (-25°C to +85°C rated performance) are required.

DAS1157/DAS1158/DAS1159 provide guaranteed high accuracy and high stability system performance essential to medical, analytical and process control equipment: differential nonlinearity of $\pm 0.0015\%$ max and integral nonlinearity of $\pm 0.003\%$ max (DAS1158 and DAS1159); no missing codes guaranteed; gain T.C. of $\pm 8ppm/^{\circ}C$ max, zero T.C. of $\pm 80\mu V/^{\circ}C$ max and differential nonlinearity T.C. of $\pm 1ppm/^{\circ}C$ max.

The wide dynamic range will enhance the performance of critical measurements in gas and liquid chromatography, blood analyzers, distributed data acquisition in factory automation and power generating equipment, and in automatic test equipment.

The DAS1157/DAS1158/DAS1159 make use of Analog Devices' proprietary CMOS technology to achieve low power operation, while utilizing the latest integrated circuit and thin-film components to achieve the highest level of performance and reliability. All hermetically-sealed semiconductor components are used to insure added reliability over a wide range of operating conditions.






Figure 1. DAS1157/DAS1158/DAS1159 Block Diagram

As shown in Figure 1, each device contains a precision sample/hold amplifier, high accuracy 14-/15-/16-bit analog-to-digital converter, precision reference, CMOS tri-state output buffers (for direct 8-bit or 16-bit bus interface), user accessible gain and offset adjust potentiometers, and power supply bypass capacitors, all in a compact low profile $2'' \times 4'' \times 0.375''$ metal case package. No additional components are required for operation.

SPECIFICATIONS (typical @ $+25^{\circ}$ C, $V_s = \pm 15$ V, $V_0 = +5$ V unless otherwise specified)

MODEL	DAS1157	DAS1158	DAS1159
RESOLUTION	14 Bits	15 Bits	16 Bits
DYNAMIC PERFORMANCE Throughput Rate Conversion Time S:H Acquisition Time S:H Aperture Delay S:H Aperture Uncertainty Feedthrough Rejection ¹ Droop Rate Dielectric Absorption Error	18kHz min 50μs max 5μs max 250ns 1ns - 90dB min 0.05μV/μs, 0.1μV/μs max ± 0.005% of Input Voltage Change	:	•
ACCURACY Integral Nonlinearity ² Differential Nonlinearity ⁴ No Missing Codes ± 30 Noise (S/H plus A/D) = 30 Noise (A/D)	= 0.005% FSR ³ max = 0.003% FSR ³ max Guaranteed 0.0022% p-p(75µV rms) 0.0015% p-p(50µV rms)	± 0.003% FSR ³ max ± 0.0015% FSR ³ max	: :
STABILITY Differential Nonlinearity T.C. Gain T.C. Zero T.C. Conversion Time T.C. Power Supply Sensitivity Warm-Up Time	± 2ppm/°C max ± 8ppm/°C max ± 30μV/°C typ, ± 80μV/°C max ± 0.05%°°C ± 0.001% FSR ½% V _S Less than 1 Minute	± 1ppm/°C max	:
ANALOG INPUT Voltage Range Bipolar Unipolar* ADC Input Impedance 0 to +5V 0 to +10V, ±5V ±10V S H Input Impedance	±5V, ±10V 0 to +5V, 0 to +10V 2.5kΩ 5kΩ 10kΩ 100MΩ 5pF	•	:
DIGITAL INPUTS A D Trigger* Logic Levels S H Control Low Enable, High Enable*	Positive Pulse, Neg. Edge Triggered 5V CMOS Compatible SAMPLE = Logic 1, TTL Compatible ENABLE = Logic 0, CMOS/TTL Compatible	* *	<u>:</u>
DIGITAL OUTPUTS Parallel Data Outputs Unipolar Bipolar Output Drive End of Conversion Output Drive	Binary Offset Binary, 2's Complement 2TTL Loads Logic '1' During Conversion 2TTL Loads	•	See Note See Note
INTERNAL REFERENCE VOLTAGE External Load Current (Rated Performance)	+ 10V, ± 0.3%		:
POWER REQUIREMENTS Rated Voltages Operating Voltages ^{8,9} Supply Current Drain ± 15V +5V	± 15V (± 3%), + 5V (± 5%) ± 12V to ± 17V, + 4.75V to + 5.25V ± 15mA 10mA	<u>:</u>	• • • • •
Total Power Consumption, V _S = ± 15V TEMPERATURE RANGE Rated Performance Operating Storage Relative Humidity Shielding SIZE	500mW typ, 650mW max - 25°C to +85°C - 25°C to +85°C - 40°C to +100°C Meets MIL-STD-202E, Method 103B Electrostatic (RF1) 6 Sides Electromagnetic (EM1) 5 Sides 2°×4°×0.375° Metail Package	:	

*Low Byre Enable pin connections are Bits 8 through 15; High Byre Enable pin connections are MSB, MSB or Bit 16 and Bits 2 through 7.

*DAS1159 unipolar coding is provided in a modified binary format (MSB complement) while bipolar coding is two's complement only. The MSB must be inverted for binary and offset binary codes.


*When the SH section is required, — Vx must be at least 5 volts more negative than the most negative analog input voltage (example)

more negative than the most negative analog input voltage (example: $V_S = +12V$ dc, therefore, maximum analog input is +10 and -7V).

ended Power Supply: Analog Devices Model 923. Specifications subject to change without notice

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



ASSEMBLY INSTRUCTIONS
CAUTION: This module is not an embedded assembly and is not hermetically sealed. Do not subject to a solvent or water-wash process that would allow direct contact with free liquids or vapors. Entrapment of contaminants may occur, causing performance degradation and permanent damage. Install after any clean/wash process and then only spot clean by hand.

NOTES

*Specifications same as DAS1157

*Specifications same as DAS1158

*Measured in hold mode, input 20V pk-pk @ 10kHz.

*Worst-case summation of \$5 H and A/D nonlinearity errors.

FSR means Full Scale Range.

*Differential Nonlinearity in the 0 to +5V input range is specified as -0.003% typical for the DAS1157, DAS1158 and DAS1159.

When connecting the Trigger and the \$5H control terminals together, the pulse width must be long enough for the \$7H amplifier to acquire the input signal to the required accuracy (5µs min. If the AD converter only is used, the Trigger pulse width should be 1µs min (see Figure 3).

Applying the DAS1157/DAS1158/DAS1159

OPERATION

For operation, the only connections necessary to the DAS1157/ DAS1158/DAS1159 are the \pm 15V and \pm 5V power supplies, analog input signal, trigger pulse, and the HI-ENABLE/LO-ENABLE tri-state controls. Analog input and digital output programming are user selectable via external jumper connections.

Input voltage ranges are selectable via user pin programming: 0 to +5V, 0 to +10V, ±5 V and ±10 V. Unipolar coding is provided in true binary format with bipolar coding displayed in offset binary and two's complement (DAS1157 and DAS1158). DAS1159 unipolar coding is provided in a modified binary format (MSB complement) while bipolar coding is two's complement only.

ANALOG INPUT SECTION

The analog input can be applied to just the A/D converter or to the internal sample/hold amplifier ahead of the A/D converter. When using just the A/D converter, apply the analog input per the voltage range pin programming shown in Table I. When using the sample/hold amplifier in conjunction with A/D converter, apply the analog input to the S/H INPUT terminal and connect the S/H OUTPUT terminal to the appropriate A/D converter analog input.

Analog Voltage Input Range	Connect V _{IN} or S/H Out To	Connect Analog Common To	Connect Ref Out To
0 to +5V	ANA IN 1, ANA IN 2, ANA IN 3	Ground	NC*
0 to +10V	ANA IN 2 ANA IN 3	Ground ANA IN 1	NC*
± 5V	ANA IN 1	Ground, ANA IN 3	ANA IN 2
± 10V	ANAIN 3	Ground, ANA IN 1	ANA IN 2

No Connection

Table I. Analog Input Pin Programming




Figure 2. Analog Input Block Diagram

Errors due to source loading are eliminated since the sample/hold amplifier is a high-impedance unity-gain amplifier. High feed-through rejection is provided for either single-channel or multichannel applications. Feedthrough rejection can be optimized, in multichannel applications, by changing channels at the rising or falling edge of the S/H control pulse.

TIMING DIAGRAM

The timing diagram for the DAS1157/DAS1158/DAS1159 is illustrated in Figure 3. This figure also includes the sample/hold amplifier acquisition time.

If the sample/hold amplifier is required, the TRIGGER input and S/H CONTROL terminal can be tied together providing only one conversion control signal. When the trigger pulse goes high, it places the sample/hold amplifier in the sample mode allowing it to acquire the present input signal. The trigger pulse must remain high for a minimum of 5µs to insure accuracy. If the sample/hold amplifier is not used, the trigger pulse needs to be 1µs (minimum) in length to satisfy the A/D converter trigger requirements. At the falling edge of the trigger pulse, the sample/hold amplifier is placed in the hold mode, all internal logic is reset and the A/D conversion begins. The conversion process can be retriggered at any time, including during conversion.

With this negative edge of the trigger pulse, the MSB is set high with the remaining digital outputs set to logic low state, and the end of conversion is set high and remains high through the full conversion cycle. During conversion each bit, starting with the MSB, is sequentially switched high at the rising edge of the internal clock. The DAC output is then compared to the analog input and the bit decision is made. Each comparison lasts one clock cycle with the complete 14-/15-/16-bit conversion taking 50µs maximum. At this time, the end of conversion line goes low signifying that the conversion is complete. For microprocessor bus applications, the digital output can now be applied to the data bus by enabling the tri-state buffers. For maximum data throughput, the digital output data should be read while the sample/hold amplifier is acquiring the new analog input signal.




Figure 3. DAS1157/DAS1158/DAS1159 Timing Diagram

GAIN AND OFFSET ADJUSTMENT

The DAS1157/DAS1158/DAS1159 contain internal gain and offset adjustment potentiometers. Each potentiometer has ample adjustment range so that gain and offset errors can be trimmed to zero.

Offset calibration is not affected by changes in gain calibration, and should be performed prior to gain calibration. Proper gain and offset calibration requires great care and the use of extremely sensitive and accurate reference instruments. The voltage standard used as a signal source must be very stable and be capable of being set to within $\pm 1/10$ LSB of the desired value at any point within its range.

OFFSET CALIBRATION

For a 0 to +10V unipolar range, set the input voltage precisely to $+305\mu V$ for the DAS1157, $+153\mu V$ for the DAS1158 and $+76\mu V$ for the DAS1159. For a 0 to +5V unipolar range, set the input to $+153\mu V$ for the DAS1157, $+76\mu V$ for the DAS1158 and $+38\mu V$ for the DAS1159. Then adjust the zero potentiometer until the converter is just on the verge of switching from 000......000 to 000......001 (DAS1157/DAS1158) or from 100.......000 to 100.......001 (DAS1159).

For the $\pm 5V$ bipolar range, set the input voltage precisely to $+305\mu V$ for the DAS1157, $+153\mu V$ for the DAS1158 and $+76\mu V$ for the DAS1159. For a $\pm 10V$ bipolar range, set the input voltage precisely to $+610\mu V$ for the DAS1157, $+305\mu V$ for the DAS1158 and $+153\mu V$ for the DAS1159. Adjust the zero potentiometer until the offset binary coded units are just on the verge of switching from 000......001 to 000......001 and the two's complement coded units are just on the verge of switching from 100......000 to 100......001.

GAIN CALIBRATION

Set the input voltage precisely to +9.99909V (DAS1157)/ +9.99954V (DAS1158)/+9.99977V (DAS1159) for the 0 to +10V units, +4.99954V (DAS1157)/+4.99977V (DAS1158)/ +4.99989V (DAS1159) for 0 to +5V units, +9.99817V (DAS1157)/+9.99909V (DAS1158)/+9.99954V (DAS1159) for ±10V units, or +4.99909V (DAS1157)/+4.99954V (DAS1158)/ +4.99977V (DAS1159) for ±5V units. Note that these values are 1 1/2LSBs less than nominal full scale. Adjust the gain potentiometer until binary and offset binary coded units are just on the verge of switching from 11.....10 to 11.....11 or modified binary and two's complement coded units are just on the verge of switching from 011.....10 to 011.....11.

DAS1157/DAS1158/DAS1159 INPUT/OUTPUT RELATIONSHIPS

The DAS1157/DAS1158 produces a true binary coded output when configured as a unipolar device. Configured as a bipolar device, it can produce either offset binary or two's complement output codes. The most significant bit (MSB) is used to obtain the binary and offset binary codes while (MSB) is used to obtain two's complement coding. The DAS1159 produces a modified binary coded output when configured as a unipolar device. Configured as a bipolar device it can only produce two's complement output codes. The DAS1159 uses MSB to obtain the modified binary and two's complement output codes; the DAS1159 does not have an MSB output. Table II shows the DAS1157/DAS1158/DAS1159 unipolar analog input/digital output relationships. Table III shows the DAS1157/DAS1158/DAS1159 bipolar analog input/digital output relationships.

Input Voltage – Output Code Relationships Unipolar Input Voltages

Analog Input		Digital Output	
0 to +5V Range	0 to +10V Range		
DAS1157		Binary Code	
+4.99969V	+9.99939V	11 1111 1111 1111	
+0.00000V	+0.00000V	00 0000 0000 0000	
DAS1158		Binary Code	
+4.99985V	+9.99969V	111 1111 1111 1111	
+0.00000V	+0.00000V	000 0000 0000 0000	
DAS1159		Modified Binary Code	
+4.99992V	+9.99985V	0111 1111 1111 1111	
+0.00000V	+0.00000V	1000 0000 0000 0000	

Table II. Unipolar Input-Output Relationships

Bipolar Input Voltages					
Analog Input		Digit	Digital Output		
±5V Range	±10V Range	Offset Binary Code	Two's Complement Code		
DAS1157					
+4.99939V	+9.99878V	11 1111 1111 1111	01 1111 1111 1111		
+0.00000V	+0.00000V	10 0000 0000 0000	00 0000 0000 0000		
-5.00000V	-10.00000V	00 0000 0000 0000	10 0000 0000 0000		
DAS1158					
+4.99969V	+9.99939V	111 1111 1111 1111	011 1111 1111 1111		
+0.00000V	+0.00000V	100 0000 0000 0000	000 0000 0000 0000		
-5.00000V	-10.00000V	000 0000 0000 0000	100 0000 0000 0000		
DAS1159					
+4.99985V	+9.99969V		0111 1111 1111 1111		
+0.00000V	+0.00000V		0000 0000 0000 0000		
-5.00000V	-10.00000V		1000 0000 0000 0000		

Table III. Bipolar Input-Output Relationships

TRI-STATE DIGITAL OUTPUT

The ADC digital outputs are provided in parallel format to the output tri-state buffers. The output information can be applied to a data bus in either a one-byte or a two-byte format by using the HIGH BYTE ENABLE and LOW BYTE ENABLE terminals. If the tri-state feature is not required, normal digital outputs can be obtained by connecting the enable pins to ground.

POWER SUPPLY AND GROUNDING CONNECTIONS

No power supply decoupling is required since the DAS1157/ DAS1158/DAS1159 contain high quality tantalum capacitors on each of the power supply inputs to ground.

The analog and digital grounds are internally connected in the DAS1157/DAS1158/DAS1159. But in many applications, an external connection between the digital ground pin and analog ground pin is advisable for optimum performance.




Figure 4. Typical Ground Layout for DAS1157/DAS1158/ DAS1159