



**OUTLINE DRAWING**

Dimensions in mm



H11

**BLOCK DIAGRAM**

## PIN :

- ①Pin : RF INPUT
- ②VCC1 : 1st. DC SUPPLY
- ③VCC2 : 2nd. DC SUPPLY
- ④VCC3 : 3rd. DC SUPPLY
- ⑤Po : RF OUTPUT
- ⑥GND : FIN

**ABSOLUTE MAXIMUM RATINGS** ( $T_c = 25^\circ\text{C}$  unless otherwise noted)







Symbol	Parameter	Conditions	Ratings	Unit
Vcc1			9	V
Vcc2	Supply voltage		9	V
Vcc3			17	V
Icc	Total current	$Z_G = Z_L = 50 \Omega$	4	A
Pin(max)	Input power	$Z_G = Z_L = 50 \Omega, V_{CC1} \leq 12.5V$	7	mW
Po(max)	Output power	$Z_G = Z_L = 50 \Omega$	10	W
Tc(OP)	Operation case temperature		- 30~110	°C
Tstg	Storage temperature		- 40~110	°C

**ELECTRICAL CHARACTERISTICS** ( $T_c = 25^\circ\text{C}$  unless otherwise noted)


Symbol	Parameter	Test conditions	Limits		Unit
			Min	Max	
f	Frequency range		872	905	MHz
Po	Output power	$V_{CC1} = V_{CC2} = 8V, V_{CC3} = 12.5V$	7		W
$\eta_T$	Total efficiency	$P_{IN} = 1mW$	35		%
2fo	2nd. harmonic	$Z_G = Z_L = 50 \Omega$		- 30	dB
$\rho_{in}$	Input VSWR			2.8	-
-	Load VSWR tolerance	$V_{CC1} = V_{CC2} = 8V, V_{CC3} = 15.2V$ $P_o = 7W$ ( $P_{IN}$ : controlled), $Z_G = 50\Omega$ Load VSWR=20:1 (All phase), 5sec.	www.DataSheet4U.com No degradation		-

## 872~905MHz, 12.5V, 7W, FM MOBILE RADIO

## TYPICAL PERFORMANCE DATA



**OUTPUT POWER, EACH STAGE CURRENT  
VS. 1st AND 2nd STAGE DC SUPPLY VOLTAGE**



**Table 1: The conditions at standard operation**

Stage	V <sub>CC</sub> (V)	I <sub>T</sub> (mA)	P <sub>in</sub> (mW)	P <sub>O</sub> (mW)
1st	8	45	1	20
2nd	8	80	20	200
3rd	8	160	200	500
4th	8	496	500	2000
5th	12.5	1100	2000	7000

## DESIGN CONSIDERATION OF HEAT RADIATION

Please refer to the following consideration when designing a heat sink.

### 1. Junction temperature of incorporated transistors at standard operation.

(1) Thermal resistances between junction of incorporated transistors and case are shown in the followings.

a) First stage transistor

$$R_{th(j-c)}1 = 20^\circ\text{C/W} \text{ (Typ.)}$$

b) Second stage transistor

$$R_{th(j-c)}2 = 17.5^\circ\text{C/W} \text{ (Typ.)}$$

c) Third stage transistor

$$R_{th(j-c)}3 = 16^\circ\text{C/W} \text{ (Typ.)}$$

d) Fourth stage transistor

$$R_{th(j-c)}4 = 9^\circ\text{C/W} \text{ (Typ.)}$$

e) Final stage transistor

$$R_{th(j-c)}5 = 6.5^\circ\text{C/W} \text{ (Typ.)}$$

(2) V<sub>CC</sub>, I<sub>T</sub>, RF input & output power conditions at standard operation for each stage transistors are estimated as follows.

P<sub>O</sub> = 7W, V<sub>CC1</sub> = V<sub>CC2</sub> = 8V, V<sub>CC3</sub> = 12.5V, P<sub>in</sub> = 1mW, η<sub>T</sub> = 35% (minimum ratings).

I<sub>1+2</sub> = 0.781A (Total current from 1st stage to 4th stage)

I<sub>3</sub> = 1.1A (Current of 5th stage)

The conditions at standard operation for each stage transistors are shown in Table 1.

### • Junction temperature of the first stage transistor

$$\begin{aligned} T_{j1} &= (V_{CC1} \times I_{T1} - P_{O1} + P_{in}) \times R_{th(j-c)}1 + T_C \\ &= (8 \times 0.045 - 0.02 + 0.001) \times 20 + T_C \\ &= 6.8 + T_C (\text{ }^\circ\text{C}) \end{aligned}$$

Note 1: Case temperature of device

### • Junction temperature of the second stage transistor

$$\begin{aligned} T_{j2} &= (V_{CC1} \times I_{T2} - P_{O2} + P_{O1}) \times R_{th(j-c)}2 + T_C \\ &= (8 \times 0.08 - 0.2 + 0.02) \times 17.5 + T_C \end{aligned}$$

$$= 8.1 + T_C (\text{ }^\circ\text{C})$$

### • Junction temperature of the third stage transistor

$$\begin{aligned} T_{j3} &= (V_{CC2} \times I_{T3} - P_{O3} + P_{O2}) \times R_{th(j-c)}3 + T_C \\ &= (8 \times 0.16 - 0.5 + 0.2) \times 16 + T_C \\ &= 15.7 + T_C (\text{ }^\circ\text{C}) \end{aligned}$$

### • Junction temperature of the fourth stage transistor

$$\begin{aligned} T_{j4} &= (V_{CC2} \times I_{T4} - P_{O4} + P_{O3}) \times R_{th(j-c)}4 + T_C \\ &= (8 \times 0.496 - 2 + 0.5) \times 9 + T_C \\ &= 22.2 + T_C (\text{ }^\circ\text{C}) \end{aligned}$$

### • Junction temperature of the final stage transistor

$$\begin{aligned} T_{j5} &= (V_{CC3} \times I_{T5} - P_{O5} + P_{O4}) \times R_{th(j-c)}5 + T_C \\ &= (12.5 \times 1.1 - 7 + 2) \times 6.5 + T_C \\ &= 56.9 + T_C (\text{ }^\circ\text{C}) \end{aligned}$$

## 2. Heat sink design

In thermal design of heat sink, keep the case temperature below 90°C at output power P<sub>O</sub> = 7W and ambient temperature = 60°C.

The thermal resistance R<sub>th(c-a)</sub> (Note 2) of the heat sink to realize this:

$$\begin{aligned} R_{th(c-a)} &= \frac{T_C - T_a}{(P_O / \eta_T) - P_O + P_{in}} = \frac{90 - 60}{(7/0.35 - 7 + 0.001)} \\ &= 2.31 (\text{ }^\circ\text{C/W}) \end{aligned}$$

Note 2: Including the contact thermal resistance between device and heat sink

Mounting the device on the heat sink with above thermal resistance, junction temperatures of each transistor become;

$$\begin{aligned} T_{j1} &= 97^\circ\text{C}, T_{j2} = 99^\circ\text{C}, T_{j3} = 106^\circ\text{C}, T_{j4} = 113^\circ\text{C}, \\ T_{j5} &= 147^\circ\text{C} \text{ at } T_a = 60^\circ\text{C}, T_C = 90^\circ\text{C}. \end{aligned}$$

Since the annual average of ambient temperature is 30°C, junction temperatures of each transistor become;

$$\begin{aligned} T_{j1} &= 67^\circ\text{C}, T_{j2} = 69^\circ\text{C}, T_{j3} = 76^\circ\text{C}, T_{j4} = 76^\circ\text{C}, \\ T_{j5} &= 117^\circ\text{C} \end{aligned}$$

As the maximum junction temperature of incorporated transistors T<sub>jmax</sub> are 175°C, application under fully derated condition is ensured.