# 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode 

## General Description

The MAX5096/MAX5097 easy-to-use, Dual Mode™, DC-DC converters operate as LDO (low dropout) or switch-mode buck converters. At a high output load, the converters operate as high-efficiency pulse-widthmodulated (PWM) switch-mode converters and reduce the power dissipation. The devices switch to a low-qui-escent-current (IQ) LDO mode of operation at light load. During the key-off condition, the system's microcontroller drives the LDO/ $\overline{\mathrm{BUCK}}$ input on the fly and forces the MAX5096/MAX5097 into LDO Mode, thereby reducing the quiescent current significantly.
In Buck Mode, the MAX5096/MAX5097 operate from a 5V to 40 V input voltage range and deliver up to 600 mA of load current with excellent load and line regulation. The fixed-switching frequency versions of 135 kHz and 330kHz are available. The MAX5096/MAX5097 DC-DC internal oscillator can be synchronized to an external clock. External compensation and a current-mode control scheme make it easy to design with.
In LDO Mode, the MAX5096/MAX5097 operate from a 4 V to 40 V input voltage. The LDO Mode operation is intended for a lower output load current of up to 100 mA . The quiescent current at $100 \mu \mathrm{~A}$ load in LDO Mode is only $41 \mu \mathrm{~A}$ (typ).

The MAX5096/MAX5097 feature an enable input that shuts down the device, reducing the current consumption to $6 \mu \mathrm{~A}$ (typ). Additional features include a power-on reset output with a capacitor-adjustable timeout period, programmable soft-start, output tracking, output overload, short-circuit and thermal shutdown protections.
The MAX5096/MAX5097 operate over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range and are available in thermally enhanced 20-pin TSSOP or 16-pin TQFN packages.

Applications
Automotive
Industrial

- High-Efficiency Switcher Mode (Buck Mode) or Low-Quiescent-Current Linear Regulator (LDO Mode) Operation
- Wide Operating Input Voltage Range +5 V to +40 V Buck Mode +4 V to +40 V LDO Mode
- Fixed 3.3V or 5 V and Adjustable (1.24V to 11V) Output Voltage Versions
- $6 \mu \mathrm{~A}$ (typ) Shutdown Current
- Fixed 135 kHz or 330 kHz Switching Frequency
- External Frequency Synchronization
- Programmable Soft-Start
- Integrated Microprocessor Reset ( $\overline{\text { RESET }}$ ) Circuit with Programmable Timeout Period
- Thermal and Short-Circuit Protection
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Automotive Temperature Range
- Thermally-Enhanced Package Dissipates
2.6 W at $\mathrm{T}_{A}=+70^{\circ} \mathrm{C}$ (16-Pin TQFN)
1.7 W at $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ (20-Pin TSSOP)

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | $\begin{aligned} & \text { PKG } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| MAX5096AATE+* | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP** | T1655-2 |
| MAX5096BATE+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP** | T1655-2 |
| MAX5096AAUP+* | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP** | U20E-4 |
| MAX5096BAUP+* | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP** | U20E-4 |
| MAX5097AATE+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP** | T1655-2 |
| MAX5097BATE+* | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP** | T1655-2 |
| MAX5097AAUP+* | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP** | U20E-4 |
| MAX5097BAUP+* | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP** | U20E-4 |

*Future product-contact factory for availability.
+Denotes lead-free package.
${ }^{* *} E P=$ Exposed pad.
Pin Configurations


## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to PGND, unless otherwise noted.)
IN (transient, 1ms).................................................-0.3V to +45V
SGND
.-0.3 V to +0.3 V
LX.
-1 V to $(\mathrm{V}$ IN $+0.3 \mathrm{~V})$
LX Current..............................................................................2A
EN ...............................................................-0.3V to (VIN +0.3 V )
BP, SYNC, LDO/BUCK, $\overline{\text { RESET }}$ to SGND ...............-0.3V to +12 V
BP, RESET Output Current................................................. 25 mA
CT, SS, ADJ, COMP to SGND $\qquad$ 0.3 V to $\left(\mathrm{V}_{\mathrm{BP}}+0.3 \mathrm{~V}\right)$

OUT
.-0.3V to +11V
OUT Short-Circuit Duration
...Continuous
Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)^{\star}$
16-Pin TQFN (derate $33.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )....... .2666 mW
20-Pin TSSOP (derate $21.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ...... 1739 mW
Thermal Resistance:

| $\left(\theta^{\prime} A, 16-P i n ~ T Q F N\right) * ~$ | $30.0^{\circ} \mathrm{C} / \mathrm{W}$ |
| :---: | :---: |
| ( $\theta_{\text {JC, }}$, 16-Pin TQFN). | $1.7^{\circ} \mathrm{C} / \mathrm{W}$ |
| ( JAA $^{\text {, 20-Pin TSSOP)* }}$ | $46.0^{\circ} \mathrm{C} / \mathrm{W}$ |
| ( $\mathrm{Jjc}^{\text {c }}$, 20-Pin TSSOP). | $2^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range | - $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | + $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -60 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s). | $+300^{\circ} \mathrm{C}$ |

*As per JEDEC 51 Standard-Multilayer Board.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{I N}=+14 \mathrm{~V}, I_{\text {OUT }}=1 \mathrm{~mA}, C_{I N}=100 \mu F, C\right.$ COUT $=22 \mu \mathrm{~F}, \mathrm{~L}=22 \mu \mathrm{H}, \mathrm{C}_{\mathrm{BP}}=1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{EN}}=+2.4 \mathrm{~V}$ (Figure 2), SGND $=\mathrm{PGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM INPUT |  |  |  |  |  |  |  |
| Input Voltage Range (LDO Mode) | VIN_LDO | LDO/ $\overline{\text { BUCK }}=$ high |  | 4 |  | 40 | V |
| Input Voltage Range (Buck Mode) | VIn_BUCK | LDO/ $\overline{\text { BUCK }}=$ low |  | 5 |  | 40 | V |
| Internal Input Undervoltage Lockout | VUVLO | $V_{B P}$ rising |  | 3.5 | 3.65 | 3.9 | V |
| Internal Input Undervoltage Lockout Hysteresis | VUVLO_HYS | VBP falling |  | 0.185 |  |  | V |
| BP (Internal Regulator) Output Voltage | $V_{B P}$ | $\mathrm{V}_{\mathrm{IN}}=+4.5 \mathrm{~V}, \mathrm{IBP}=100 \mu \mathrm{~A}$ |  | 3.75 | 4 | 4.20 | V |
| Quiescent Supply Current (LDO Mode) | IQ | $\text { LDO/ } \overline{B U C K}=\text { high, }$ <br> measured at input supply <br> return, VOUT $=5 \mathrm{~V}$, <br> IOUT $=100 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ |  | 41 | 70 | $\mu \mathrm{A}$ |
|  | IQ | $\text { LDO/ } \overline{\mathrm{BUCK}}=\text { high, }$ <br> measured at input supply <br> return, VOUT $=5 \mathrm{~V}$, <br> lout $=100 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ |  | 44 | 100 |  |
| Buck Converter No-Load Supply Current | IQ_BUCK | VIN $=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, IOUT $=0$ |  |  | 680 |  | $\mu \mathrm{A}$ |
| Shutdown Supply Current | ISHDN | $V_{E N}=0 V$, measured from EN | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | 6 | 19 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |  | 6 | 12 |  |

## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=+14 \mathrm{~V}\right.$, IOUT $=1 \mathrm{~mA}, \mathrm{CIN}_{\mathrm{IN}}=100 \mu \mathrm{~F}, \mathrm{COUT}^{2}=22 \mu \mathrm{~F}, \mathrm{~L}=22 \mu \mathrm{H}, \mathrm{C}_{\mathrm{BP}}=1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{EN}}=+2.4 \mathrm{~V}$ (Figure 2), SGND $=\mathrm{PGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$.) (Note 1)


## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN }}=+14 \mathrm{~V}\right.$, IOUT $=1 \mathrm{~mA}, \mathrm{CIN}^{2}=100 \mu \mathrm{~F}, \mathrm{COUT}=22 \mu \mathrm{~F}, \mathrm{~L}=22 \mu \mathrm{H}, \mathrm{CBP}_{\mathrm{BP}}=1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{EN}}=+2.4 \mathrm{~V}$ (Figure 2), SGND $=\mathrm{PGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vout | 5V version, MAX5096B/MAX5097B,$5.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V} \text {, IOUT }=10 \mathrm{~mA}$ |  | 4.89 | 5 | 5.09 | V |
|  |  | 3.3V version, MAX5096A/MAX5097A, $4 \mathrm{~V} \leq \mathrm{V}$ IN $\leq 40 \mathrm{~V}$, IOUT $=10 \mathrm{~mA}$ |  | 3.219 | 3.3 | 3.378 | V |
| ADJ Set Point | $V_{\text {ADJ }}$ | IOUT $=10 \mathrm{~mA}$ |  | 1.21 | 1.2375 | 1.26 | V |
| ADJ Input Bias Current | IFB | $\mathrm{V}_{\text {ADJ }}=4 \mathrm{~V}$ |  |  | 0.5 | 100 | nA |
| Adjustable Output Voltage Range | $V_{\text {ADJ }}$ | IOUT $=10 \mathrm{~mA}$ |  | 1.237 |  | 11.000 | V |
| Dropout Voltage | $\Delta V_{\text {DO }}$ | ```IOUT = 100mA, VOUT = 0.98 x VOUT(NOMINAL) (5V version only), MAX5096B/MAX5097B``` |  |  |  | 0.37 | V |
| Startup Response Time |  | Rising edge of EN to VOUT $=10 \%$ VOUT(N $R_{L}=500 \Omega, V_{A D J}=S$ LDO/BUCK $=4 \mathrm{~V}, \mathrm{Cs}$ | MINAL), <br> GND, $;=2 n F$ |  | 300 |  | $\mu \mathrm{s}$ |
| Line Regulation | $\Delta V_{\text {OUT }} /$ $\Delta \mathrm{V}_{\mathrm{IN}}$ | 5 V version,$+5.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+40 \mathrm{~V} \text {, IOUT }=100 \mathrm{~mA}$ |  |  | 0.125 |  |  |
|  |  | 3.3V version,$+4 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+40 \mathrm{~V} \text {, IOUT }=100 \mathrm{~mA}$ |  |  | 0.093 |  |  |
| Load Regulation | $\Delta V_{\text {OUT }} /$ $\Delta$ IOUT | 5 V version, IOUT $=100 \mu \mathrm{~A}$ to $100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=+14 \mathrm{~V}$ | $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$ |  | 0.242 | 0.374 | $\mathrm{mV} / \mathrm{mA}$ |
|  |  |  | $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 0.242 | 1 |  |
|  |  | 3.3 V version, IOUT $=100 \mu A$ to $100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=+14 \mathrm{~V}$ | $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$ |  | 0.164 | 0.237 |  |
|  |  |  | $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | 0.164 | 1 |  |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & \text { IOUT }=10 \mathrm{~mA}, \mathrm{f}=100 \mathrm{~Hz}, 500 \mathrm{mV} \mathrm{~V}-\mathrm{P}, \\ & \text { VOUT }=+5 \mathrm{~V}, \mathrm{VIN}=+14 \mathrm{~V} \end{aligned}$ |  |  | 60 |  | dB |
| Short-Circuit Current | ISC | V IN $=6 \mathrm{~V}$ |  | 150 | 330 | 500 | mA |
| BUCK MODE (LDO MODE TRANSITION) |  |  |  |  |  |  |  |
| LDO/BUCK High Threshold |  |  |  | 2.0 |  |  | V |
| LDO/BUCK Low Threshold |  |  |  |  |  | 0.8 | V |
| LDO/®̄CK Input Leakage |  | LDO/ $\overline{B U C K}=11 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| Transition Timing from LDO Mode to Buck Mode |  | Falling edge of LDO/ converter on | UCK to buck |  | 32 |  | Clock <br> Periods |
| Transition Timing from Buck Mode to LDO Mode |  | Rising edge of LDO/ operation | UCK to LDO |  | 100 |  | $\mu \mathrm{s}$ |
| SOFT-START, ENABLE (EN) AND $\overline{\text { RESET }}$ |  |  |  |  |  |  |  |
| Soft-Start Charge Current | Iss | $\mathrm{V}_{\text {SS }}=0.1 \mathrm{~V}$ |  | 3 | 5 | 7 | $\mu \mathrm{A}$ |
| Soft-Start Reference Voltage | VSS-REF | VOUT $=$ VOUT(NOMINAL) $-20 \%$ |  | 0.9 | 0.99 | 1.1 | V |
| EN High-Voltage Threshold | VENH | EN = high, regulator on |  | 1.4 |  |  | V |

## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N}=+14 \mathrm{~V}\right.$, IOUT $=1 \mathrm{~mA}, \mathrm{CIN}^{2}=100 \mu \mathrm{~F}, \mathrm{COUT}^{2}=22 \mu \mathrm{~F}, \mathrm{~L}=22 \mu \mathrm{H}, \mathrm{C}_{\mathrm{BP}}=1 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{EN}}=+2.4 \mathrm{~V}$ (Figure 2), SGND $=\mathrm{PGND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN Low-Voltage Threshold | VENL | Regulator off |  |  | 0.4 | V |
| EN Input Pulldown |  | VEN $=2 \mathrm{~V}, \mathrm{LDO} / \overline{\mathrm{BUCK}}=4 \mathrm{~V}$ |  | 0.5 |  | $\mu \mathrm{A}$ |
| $\overline{\text { RESET Voltage Threshold High }}$ | VRESET_H | Vout rising | 90 | 92 | 94 | \% Vout |
| $\overline{\text { RESET Voltage Threshold Low }}$ | VRESET_L | Vout falling | 87 | 90 | 92 | \% Vout |
| RESET Output-Low Voltage | VRL | ISINK $=1 \mathrm{~mA}$ |  |  | 0.2 | V |
| $\overline{\text { RESET Output-High Leakage }}$ Current | IRH | $\mathrm{V}_{\text {RESET }}=5 \mathrm{~V}, \mathrm{~V}_{\text {ADJ }}=1.5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| RESET Output Minimum Timeout Period |  | ССт $=0$ |  | 25 |  | $\mu \mathrm{s}$ |
| Vout to $\overline{\text { RESET }}$ Delay |  | Vout falling $10 \mathrm{mV} / \mathrm{\mu s}, \mathrm{CCT}=0$ |  | 6 |  | $\mu \mathrm{s}$ |
| Delay Comparator Threshold | VCT_TH | $\mathrm{V}_{\mathrm{C}}$ rising | 1.18 | 1.2374 | 1.29 | V |
| Delay Comparator Threshold Hysteresis |  |  |  | 100 |  | mV |
| CT Charge Current | ICH |  | 0.74 | 1 | 1.20 | $\mu \mathrm{A}$ |
| CT Discharge Current | IDISCH | $\mathrm{V}_{\mathrm{CT}}=1 \mathrm{~V}$ |  | 13.8 |  | mA |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal Shutdown Temperature | TJ(SHDN) | Temperature rising |  | +165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis | $\Delta \mathrm{T}_{\text {(SHDN }}$ |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

Note 1: Limits to $-40^{\circ} \mathrm{C}$ are guaranteed by design.
Note 2: The continuous maximum output current from LDO is limited by package power dissipation.

## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

$\qquad$ Typical Operating Characteristics
$\left(\mathrm{VIN}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+2.4 \mathrm{~V}, \mathrm{MAX} 5097 \mathrm{AATE}+\right.$, Figures 2 and $4, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.)


# 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode 

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+2.4 \mathrm{~V}\right.$, MAX5097AATE + , Figures 2 and $4, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified. $)$


## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=+14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+2.4 \mathrm{~V}\right.$, MAX5097AATE + , Figures 2 and $4, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified. $)$



100us/div

# 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode 

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TQFN | TSSOP |  |  |
| 1 | 4 | PGND | Power Ground. Return path for p-channel power MOSFET driver. Connect the input capacitor return, freewheeling diode anode, and output capacitor return terminals to PGND. |
| 2 | 5 | SGND | Signal Ground. Connect SGND to PGND near the input bypass capacitor return terminal. |
| 3 | 6 | RESET | Open-Drain, Active-Low Reset Output. $\overline{\text { RESET }}$ asserts low when OUT drops below the reset threshold. When output rises above $92 \%$ of the programmed level, $\overline{\text { RESET }}$ becomes high impedance after the reset timeout period. Connect a pullup resistor from $\overline{\text { RESET }}$ to the converter output to create a logic output. |
| 4 | 7 | BP | 4 V Internal Regulator Output. Bypass BP to SGND with a $1 \mu \mathrm{~F}$ or greater ceramic capacitor. |
| 5 | 9 | SYNC | Synchronization Input. Connect SYNC to an external clock for synchronization. Connect SYNC to SGND when not used. |
| 6 | 10 | SS | Soft-Start Timer Input. Connect an external capacitor from SS to SGND to adjust the softstart timeout period (see the Soft-Start (SS) section). |
| 7 | 11 | CT | Reset Timeout Period. Connect a capacitor from CT to SGND to set the reset timeout period (see the Power-On Reset Output $\overline{R E S E T}$ section). |
| 8 | 12 | COMP | Buck Converter (Buck Mode) Control Loop Compensation. See the Compensation Network section for compensation network design. LDO mode does not need external compensation. |
| 9 | 13 | LDO/BUCK | LDO Mode/Buck Mode Select. Drive LDO/ $\bar{B} U C K$ low to select the Buck Mode. The Buck Mode activates after 32 internal/external clock cycles. Force the LDO/BUCK high (> 2 V ), to select LDO Mode. The Buck Mode stops and LDO Mode is activated with a $100 \mu \mathrm{~s}$ delay. |
| 10 | 15 | ADJ | Regulator Output Feedback Point. Connect ADJ to SGND for a fixed 3.3V (MAX5096A/MAX5097A) or 5V (MAX5096B/MAX5097B). For adjustable output voltage, use an external resistive divider to set Vout. VADJ regulating set point is 1.237 V . |
| 11 | 16 | OUT | Converter Output. OUT must always be connected to the regulator output. Connect at least a $22 \mu \mathrm{~F}$ low-ESR (equivalent series resistance) capacitor from OUT to PGND for stable operation. |
| 12 | 17 | EN | Enable Input. EN is internally pulled to ground. Drive EN high to turn on the regulator. Force EN low or leave unconnected to place the device in shutdown mode. |
| 13, 14 | 19, 20 | LX | Drain Connection of Internal p-Channel High-Side Switch |
| 15, 16 | 1, 2, 3 | IN | Regulator Input. Bypass IN to PGND with a parallel combination of low-ESR ceramic and aluminum capacitor to handle the input ripple current. |
| - | 8, 14, 18 | N. C. | No Connection. Not internally connected. |
| EP | EP | EP | Exposed Pad. Connect externally to a large ground plane (SGND) for improved heat dissipation. Do not use EP as an electrical ground connection. |

40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode


Figure 1. Simplified Diagram

# 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode 

## Detailed Description

The MAX5096/MAX5097 are easy-to-use, high-efficiency, PWM current-mode, step-down switching converters in normal operation. The MAX5096/MAX5097 have an internal high-side p-channel $0.9 \Omega$ switch and use a low forward-drop freewheeling diode for rectification. In Buck Mode, the p-channel switches at the 135 kHz or 330 kHz frequency. Buck Mode uses a current-mode control architecture that offers excellent line-transient response, easier frequency compensation, and cycle-by-cycle current limiting. The buck converter is compensated externally for a selected value/type of output inductor and capacitor.
The internal p-channel switch acts as a pass element when operating in the low-quiescent-current LDO Mode.
The LDO Mode can be selected on the fly through the LDO/BUCK input. During the key-off condition, the system's microcontroller drives the LDO/BUCK input high and forces the MAX5096/MAX5097 into LDO Mode, reducing the quiescent current to $1 \mu \mathrm{~A}$ (typ). When in LDO Mode, the device is capable of delivering up to 100mA, which may be limited by the device power dissipation. The LDO and switcher share the same pass element and the reference; however, the error amplifiers are different with their own compensation schemes.

The MAX5096/MAX5097 include an integrated microprocessor reset circuit with an adjustable reset timeout period. The internal reset circuit monitors the regulator output voltage and asserts $\overline{\text { RESET }}$ low when the regulator output falls below the reset threshold voltage. Other features include an enable input, externally programmable soft-start, optimized current-limit protection in both LDO and Buck Modes, and thermal shutdown.

## Enable Input (EN)

EN is a logic-level enable input that turns the device on or off. The logic-high and logic-low voltages for the EN input are 1.4 V and 0.4 V , respectively. Drive EN high to turn on the device, and drive it low to place the device in shutdown. Leaving EN unconnected disables the device since the EN is internally pulled low with a $0.5 \mu \mathrm{~A}$ current, however, a forced pulldown of EN improves the noise immunity. The MAX5096/MAX5097 draw 6 4 A (typ) of supply current when in shutdown. EN withstands up to +40 V , allowing EN to be connected directly to IN for always-on operation. The converter may be
turned on and off while in both Buck and LDO Modes. Each time the EN is toggled, the output rises with a programmed soft-start period.

Internal Regulator (BP)/ Undervoltage Lockout
The MAX5096/MAX5097 include an internal 4V auxiliary regulator to power internal circuitry. Bypass the auxiliary regulator output (BP) to SGND with a $1 \mu \mathrm{~F}$ ceramic capacitor physically located close to the device. The regulator is not intended to supply the external circuit other than pulling up the LDO/BUCK input or RESET. Do not load BP externally by more than 2 mA . The regulator output is regulated to 4 V with $7 \%$ accuracy during steady state. During turn-on, the BP voltage stabilizes after $250 \mu$ s with a $1 \mu \mathrm{~F}$ capacitor at BP. Drive EN high to turn on the internal regulator. The internal UVLO with hysteresis ensures stable operation, resulting in the monotonic rise of the output voltage. The UVLO circuit monitors the output of the regulator. The rising UVLO threshold is internally set to 3.65 V (BP rising) with a 185 mV hysteresis (BP falling). The 3.65 V UVLO at the no-load BP output guarantees operation at VIN lower than 4 V .

Soft-Start (SS)
Soft-start provides for the monotonic, glitch-free turn-on of the converter. Soft-start limits the input inrush current which may cause a glitch, especially if the source impedance is high. The soft-start period required also depends on the output capacitance and the closedloop bandwidth of converter. The soft-start period for the MAX5096/MAX5097 is externally programmable using a single capacitor (CSS). The soft-start is achieved by the controlled ramping up of the error amplifier reference input. At startup, after VIN is applied and the UVLO threshold is reached, the device enters soft-start. During soft-start, $5 \mu \mathrm{~A}$ is sourced into the capacitor (CSS) connected from SS to SGND (Figure 2) causing the reference voltage to ramp up slowly. When VSS reaches 1.237 V , the output becomes fully active. Set the soft-start time (tss) using following equation:

$$
t_{S S}=\frac{V_{S S}}{I_{S S}} \times C_{S S}
$$

where $\mathrm{V}_{\text {SS }}$ is 1.237 V , ISS is $5 \mu \mathrm{~A}$, tsS is in seconds, and Css is in Farads.
Pulling EN low quickly discharges the CSS capacitor, making it ready for the next soft-start period.

## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode



Figure 2. Fixed Output Voltage Configuration

## Output Voltage Tracking/Sequencing

The output voltages of multiple MAX5096/MAX5097 converters can be made to track by using the SS pin during turn-on and turn-off (see Figure 3). SS is pulled up using a $5 \mu \mathrm{~A}$ current source and connecting SS of multiple MAX5096/MAX5097s, raising the references with the same slope. Tracking the converters reduces the differential voltages between the core and I/O voltages during turn-on, turn-off, and brownout. If any one converter output drops due to shutdown or an overload fault situation, the SS drops, pulling down all the converters simultaneously. The rate of fall of output voltages, however, depends on the output capacitance and load of the individual converter.
Multiple voltage sequencing can be done by daisychaining several MAX5096/MAX5097s. The RESET of the first converter can be connected to EN of the second converter. This allows the first converter to come up first every time the system is powered up.

## Power-On Reset Output ( $\overline{\text { RESET }}$ )

A supervisor circuit is integrated in the MAX5096/ MAX5097. $\overline{R E S E T}$ is an open-drain output. $\overline{R E S E T}$ pulls low as soon as Vout drops below $90 \%$ of its nominal regulation voltage. Once the output voltage rises above $92 \%$ of the set output voltage, the RESET output enters
a high-impedance state after the active timeout period (tRP). The active timeout period is externally programmable using a single capacitor from CT to ground. Use the following equation to calculate the required timeout period for the power-on reset:

$$
t_{\mathrm{RP}}=\frac{\mathrm{V}_{\mathrm{CT}-\mathrm{TH}}}{\mathrm{I}_{\mathrm{CH}}} \times \mathrm{C}_{\mathrm{CT}}
$$

where $\mathrm{V}_{\mathrm{CT}}-\mathrm{TH}$ is 1.237 V , $\mathrm{I}_{\mathrm{CH}}$ is $1 \mu \mathrm{~A}$, tRP is in seconds, and $\mathrm{C}_{\mathrm{C}}$ is in Farads.
To obtain a logic-voltage output, connect a pullup resistor from RESET to a logic-supply voltage. The internal open-drain MOSFET can sink 1mA while providing a TTL logic-low signal. If unused, ground RESET or leave it unconnected.
The power-on reset behavior is the same in both the LDO and Buck Modes of operation.

## Oscillator/Synchronization Input (SYNC)

The MAX5096/MAX5097 internal oscillator generates a factory-preset frequency of either 135 kHz (MAX5096) or 330 kHz (MAX5097). The 135 kHz version keeps the maximum fundamental frequency below 150 kHz , which keeps the third harmonic below 450 kHz and under the

# 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode 



Figure 3. Output Voltage Tracking/Sequencing
lower end of the AM band. The MAX5096 is suitable for noise-sensitive applications like AM radio power supply. For an application where size is more important, use the MAX5097, which runs at 330kHz frequency. The high-frequency operation reduces the size and cost of the external inductor and capacitor. The MAX5096/MAX5097 can be synchronized using an external signal. The MAX5096 can be synchronized from 120 kHz to 500 kHz , while the MAX5097 is capable of synchronizing from 300 kHz to 500 kHz . The external synchronization feature makes frequency hopping possible depending on the selected AM channel. Connect SYNC to ground, if not used.

## Thermal Protection

When the junction temperature exceeds $\mathrm{TJ}=+165^{\circ} \mathrm{C}$, an internal thermal sensor signals the shutdown logic, which turns off the regulator (both in Buck Mode and LDO Mode), and discharges the soft-start capacitor allowing the IC to cool. The thermal sensor turns the regulator on again after the IC's junction temperature cools by $20^{\circ} \mathrm{C}$, resulting in a cycled output during continuous thermal-overload conditions. The thermal hysteresis and a soft-start period limit the average power dissipation into the device during continuous fault condition. During operation, do not exceed the absolute maximum junction temperature rating of $\mathrm{T} J=+150^{\circ} \mathrm{C}$.

## Applications Information

Output Voltage Selection
The MAX5096/MAX5097 can be configured as either a preset fixed output voltage or an adjustable output voltage device. Connect ADJ to ground to select the facto-ry-preset output voltage option (Figure 2). The MAX5096A/MAX5097A and MAX5096B/MAX5097B provide a fixed output voltage equal to 3.3 V and 5 V , respectively (see the Selector Guide). The MAX5096/ MAX5097 become an adjustable version as soon as the devices detect about 125 mV at the ADJ pin. The resis-tor-divider at ADJ increases the ADJ voltage above 125 mV and also adjusts the output voltage depending upon the resistor values. In adjustable mode, select an output between +1.273 V and +11 V using two external resistors connected as a voltage-divider to ADJ (Figure 4). Set the output voltage using the following equation:

$$
V_{\text {OUT }}=V_{\text {ADJ }} \times\left(1+\frac{R 1}{R 2}\right)
$$

where $\mathrm{V}_{\mathrm{ADJ}}=1.273 \mathrm{~V}$ and R 2 is chosen to be approximately $100 \mathrm{k} \Omega$.
Connect ADJ to GND if adjustable mode is not used.

## Inductor Selection

Three key inductor parameters must be specified for proper operation with the MAX5096/MAX5097: inductance value (L), peak inductor current (IPEAK), and inductor saturation current (ISAT). The minimum required inductance is a function of operating frequency, input-to-output voltage differential, and the peak-topeak inductor current ( $\Delta \mathrm{l}$ P-P). Higher $\Delta \mathrm{l}$ P-P allows for a lower inductor value, while a lower $\Delta \mathrm{l}$ P-p requires a higher inductor value. A lower inductor value minimizes size and cost and improves large-signal and transient response, but reduces efficiency due to higher peak currents and higher peak-to-peak output voltage ripple for the same output capacitor. On the other hand, higher inductance increases efficiency by reducing the ripple current. Resistive losses due to extra wire turns can exceed the benefit gained from lower ripple current levels, especially when the inductance is increased while keeping the dimension of the inductor constant. A good compromise is to choose $\Delta l$ P-P equal to $40 \%$ of the full load current. Calculate the inductor value using the following equation:

$$
L=\frac{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {IN }} \times f_{\text {SW }} \times \Delta I_{\text {P_P }}}
$$

## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode



Figure 4. Adjustable Output Voltage Configuration
use typical values of $\mathrm{V}_{\mathrm{IN}}$ and fSW so that efficiency is optimum for typical conditions. The switching frequency (fSW) is fixed at 135 kHz (MAX5096) and 330kHz (MAX5097). fsw can also be varied from 120 kHz to 500 kHz (MAX5096) and from 300kHz to 500kHz (MAX5097) when synchronized to an external clock (see the Oscillator/ Synchronization Input (SYNC) section). The peak-to-peak inductor current, which reflects the peak-to-peak output ripple, is worst at the maximum input voltage. See the Output Capacitor Selection section to verify that the worst-case output ripple is acceptable. The inductor saturating current (ISAT) is also important to avoid runaway current during continuous output short circuit. Select an inductor with an ISAT specification higher than the maximum peak current limit of 1.9A.
The Buck Mode operation determines the inductor and output capacitor values. However, the values of the inductor, its DCR, and the output capacitance/ESR affect the closed-loop transfer function both in Buck and LDO Modes. The internal compensation of the MAX5096/MAX5097 in LDO Mode limits the values of these external components. Make sure that the combination of output inductor, capacitor, and ESR falls within the range specified in following Table 1.

Table 1. Inductor/Output Capacitor Selection

| INDUCTOR | OUTPUT CAPACITOR (Cout) |
| :---: | :---: |
| $22 \mu \mathrm{H}$ | $22 \mu \mathrm{~F}, \mathrm{ESR}=5 \mathrm{~m} \Omega$ to $20 \mathrm{~m} \Omega$ (ceramic) |
|  | $47 \mu \mathrm{~F}, \mathrm{ESR}=40 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ |
|  | $100 \mu \mathrm{~F}, \mathrm{ESR}=30 \mathrm{~m} \Omega$ to $100 \mathrm{~m} \Omega$ |
|  | $470 \mu \mathrm{~F} / \mathrm{ESR}=60 \Omega$ to $400 \mathrm{~m} \Omega$ |
| $47 \mu \mathrm{H}$ | $22 \mu \mathrm{~F}, \mathrm{ESR}=5 \mathrm{~m} \Omega$ to $20 \mathrm{~m} \Omega$ (ceramic) |
|  | $47 \mu \mathrm{~F} / \mathrm{ESR}=40 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ |
|  | $100 \mu \mathrm{~F} / \mathrm{ESR}=30 \mathrm{~m} \Omega$ to $100 \mathrm{~m} \Omega$ |
|  | $470 \mu \mathrm{~F} / \mathrm{ESR}=60 \mathrm{~m} \Omega$ to $400 \mathrm{~m} \Omega$ |
| $100 \mu \mathrm{H}$ | $22 \mu \mathrm{~F}, \mathrm{ESR}=5 \mathrm{~m} \Omega$ to $20 \mathrm{~m} \Omega$ (ceramic) |
|  | $47 \mu \mathrm{~F} / \mathrm{ESR}=40 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ |
|  | $100 \mu \mathrm{~F} / \mathrm{ESR}=30 \mathrm{~m} \Omega$ to $100 \mathrm{~m} \Omega$ |
|  | $470 \mu \mathrm{~F} / \mathrm{ESR}=60 \mathrm{~m} \Omega$ to $400 \mathrm{~m} \Omega$ |

Output Capacitor Selection
The allowable output voltage ripple and the maximum deviation of the output voltage during load steps determine the output capacitance and its ESR. The output

# 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode 

ripple is mainly composed of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta V_{E S R}$ (caused by the voltage drop across the ESR of the output capacitor). Normally, a good approximation of the output voltage ripple is $\Delta \mathrm{V}_{\text {RIPPLE }} \approx \Delta \mathrm{V}_{\mathrm{ESR}}+\Delta \mathrm{V}_{\mathrm{Q}}$. If using ceramic capacitors, assume the contribution to the output voltage ripple from the ESR and the capacitor discharge to be equal to $20 \%$ and $80 \%$, respectively. If using aluminum electrolyte capacitors, assume the contribution to the output voltage ripple from the ESR and the capacitor discharge to be equal to $90 \%$ and $10 \%$, respectively.
Use the following equations for calculating the output capacitance and its ESR for required peak-to-peak output voltage ripple.

$$
\begin{gathered}
\mathrm{C}_{\text {OUT }}=\frac{\Delta \mathrm{I}_{\mathrm{P}-\mathrm{P}}}{16 \times \Delta \mathrm{V}_{\mathrm{Q}} \times f_{S W}} \\
\mathrm{ESR}=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\Delta \mathrm{l}_{\mathrm{P}-\mathrm{P}}}
\end{gathered}
$$

$\Delta l_{\text {P-P }}$ is the peak-to-peak inductor current and fSW is the converter's switching frequency.
The allowable deviation of the output voltage during fast load transients also determines the output capacitance, its ESR, and its equivalent series inductance (ESL). The output capacitor supplies the load current during a load step until the controller responds with a greater duty cycle. The response time (tRESPONSE) depends on the closed-loop bandwidth of the converter (see the Compensation Network section). The resistive drop across the output capacitor's ESR, the drop across the capacitor's ESL, and the capacitor discharge, causes a voltage drop during the load step. Use a combination of low-ESR tantalum/aluminum electrolytic and ceramic capacitors for better transient load and voltage ripple performance. Non-leaded capacitors and/or multiple parallel capacitors help reduce the ESL. Keep the maximum output voltage deviation below the tolerable limits of the electronics being powered. Use the following equations to calculate the required ESR, ESL, and capacitance value during a load step:

$$
\begin{aligned}
& \mathrm{ESR}=\frac{\Delta \mathrm{V}_{\text {ESR }}}{\Delta \mathrm{I}_{\text {STEP }}} \\
& \mathrm{C}_{\text {OUT }}=\frac{\mathrm{I}_{\text {STEP }} \times \mathrm{t}_{\text {RESPONSE }}}{\Delta \mathrm{V}_{\mathrm{Q}}} \\
& \mathrm{ESL}=\frac{\Delta \mathrm{V}_{\text {ESL }} \times \mathrm{t}_{\text {STEP }}}{\mathrm{I}_{\text {STEP }}}
\end{aligned}
$$

where ISTEP is the load step, tSTEP is the rise time of the load step, and tRESPONSE is the response time of the controller. The response time of the converter is approximately one third of the inverse of its closed-loop bandwidth and also depends on the phase margin.

Rectifier Selection The MAX5096/MAX5097 require an external Schottky/ fast-recovery diode rectifier as a freewheeling diode. Connect this rectifier close to the device using short leads and short PC board traces. Choose a rectifier with a continuous current rating greater than the highest output current-limit threshold (1.9A) and with a voltage rating greater than the maximum expected input voltage, VIN. Use a low forward-voltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reverse-voltage Schottky rectifiers that have higher forward-voltage drops. Use a 60V (max) Schottky rectifier with a 2A current rating. The Schottky rectifier leakage current at high temperature significantly increases the quiescent current in LDO Mode. In applications where LDO Mode quiescent current is important, use an ultra-fast switching diode to limit the leakage current. In this type of application, use MURS105, MURS120 for their fast-switching and lowleakage features.

## Input Capacitor Selection

The discontinuous input current of the buck converter causes large input ripple currents and therefore, the input capacitor must be carefully chosen to keep the input voltage ripple within design requirements. The input voltage ripple is comprised of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta \mathrm{V}$ ESR (caused by the ESR of the input capacitor). The total voltage ripple is the sum of $\Delta \mathrm{V}_{\mathrm{Q}}$ and $\Delta \mathrm{V}_{\mathrm{ESR}}$. Calculate the input capacitance and ESR required for a specified ripple using the following equations (continuous mode):

$$
\begin{aligned}
& \mathrm{ESR}=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\left(\mathrm{l}_{\text {OUT_MAX }}+\frac{\Delta \mathrm{l}_{\mathrm{P}-\mathrm{P}}}{2}\right)} \\
& \mathrm{C}_{\mathrm{IN}}=\frac{\mathrm{lOUT}_{2} \mathrm{MAX} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{\mathrm{SW}}}
\end{aligned}
$$

where

$$
\begin{aligned}
& \Delta l_{P-P}=\frac{\left(V_{I N}-V_{O U T}\right) \times V_{O U T}}{V_{I N} \times f_{S W} \times L} \text { and } \\
& D=\frac{V_{O U T}}{V_{I N}}
\end{aligned}
$$

IOUT_MAX is the maximum output current and $D$ is the duty cycle.

# 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode 

## Compensation Network

The MAX5096/MAX5097 in LDO Mode are compensated internally with a compensation network around the LDO error amplifier. When in Buck Mode, the DC-DC gm amplifier must be externally compensated using a network connected from COMP to ground. The currentmode control architecture reduces the compensation network to a single pole-zero. The RC and C network, connected from the internal transconductance amplifier output to SGND, can provide a single pole-zero pair. Choose all the power components like the inductor, output capacitor, and ESR first and design the compensation network around them. Choose the closedloop bandwidth ( fc ) to be approximately $1 / 10$ of the switching frequency. See the following equations to calculate the compensation values for the low-ESR output capacitor with ESR zero frequency, approximately a decade higher than fc.
Calculate the dominant pole due to the output capacitor (Cout) and the load (Rout):

$$
f_{\text {PO }}=\frac{1}{2 \times \pi \times C_{\text {OUT }} \times R_{\text {OUT }}}
$$

where ROUT = VOUT / ILOAD.
Calculate the Rc using following equation:

$$
R_{C}=\frac{V_{O} \times f_{C}}{g_{M C} \times R_{O U T} \times g_{m} \times V_{\text {ADJ }} \times f_{P O}}
$$

where $\mathrm{gmC}_{\mathrm{M}}$ is the control to output gain of the MAX5096/MAX5097 buck converter and is equal to 1.06. $V_{\text {ADJ }}$ is the feedback set point equal to 1.237 V and gm (transconductance amplifier gain) is equal to $136 \mu \mathrm{~S}$. See Figure 2.
Place a zero (fz) at $0.9 \times f$ fpo:

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \times \pi \times \mathrm{R}_{\mathrm{CFPO}} \times \mathrm{f}_{\mathrm{PO}}}
$$

Finally, place a high-frequency pole at the frequency equal to half of the converter switching frequency (fsw).

$$
C_{P}=\frac{1}{\pi \times R_{C} \times f_{S W}}
$$

Place the compensation network physically close to the MAX5096/MAX5097.

## Switching Between LDO Mode and Buck Mode

The MAX5096/MAX5097 switch between the Buck Mode and LDO Mode on the fly. However, care must be taken to reduce output glitch or overshoot during the switching.

## Buck Mode to LDO Mode

 The LDO Mode is intended for the low 100mA output current while the buck converter delivers up to 600 mA output current. It is important to first reduce the output load below 100 mA before switching to the LDO Mode. If the output load is higher than 100 mA , the MAX5096/MAX5097 may go into the current limit and the output will drop significantly. Whenever the mode is changed, output is expected to glitch because the loop dynamics change due to different error amplifiers when operating in the LDO and Buck Modes. The output voltage undershoot can be minimized by reducing the output load during switching and using larger output capacitance.
## LDO Mode to Buck Mode

 When switching from the LDO Mode to Buck Mode, a fixed amount of delay ( 32 cycles) is applied so that the buck converter control loop and oscillator reach their steady-state conditions. The 32-cycle delay translates to approximately $250 \mu \mathrm{~s}$ and $100 \mu \mathrm{~s}$ for 150 kHz and 330 kHz switching frequency versions, respectively. It is recommended that the output load of 600 mA must be delayed by at least this much time to allow the MAX5096/MAX5097 to switch to high-current Buck Mode. This ensures that the output does not drop due to the LDO current-limit protection mechanism.
## PC Board Layout Guidelines

1) Proper PC board layout is essential. Minimize ground noise by connecting the anode of the freewheeling rectifier, the input bypass capacitor ground lead, and the output filter capacitor ground lead to a large PGND plane.
2) Minimize lead lengths to reduce stray capacitance, trace resistance, and radiated noise. In particular, place the Schottky/fast recovery rectifier diode right next to the device.

## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

3) Connect the exposed pad of the IC to the SGND plane. Do not make a direct connection between the exposed pad plane and SGND (pin 2) under the IC. Connect the exposed pad and pin 2 to the SGND plane separately. Connect the ground connection of the feedback resistive divider, the soft-start capacitor, the adjustable reset timeout capacitor, and the compensation network to the SGND plane. Connect the SGND plane and PGND plane at one point near the input bypass capacitor at VIN.
4) Use the large SGND plane as a heatsink for the MAX5096/MAX5097. Use large PGND and LX planes as heatsinks for the rectifier diode and the inductor.

Selector Guide

| PART | OUTPUT VOLTAGE <br> (V) | SWITCHING FREQUENCY <br> (kHz) |
| :---: | :---: | :---: |
| MAX5096A__ _ | +3.3/Adjustable | 135 |
| MAX5096B_ _ _ | +5.0/Adjustable | 135 |
| MAX5097A__ | +3.3/Adjustable | 330 |
| MAX5097B_ _ _ | +5.0/Adjustable | 330 |

PROCESS: BiCMOS

## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## 40V, 600mA Buck Converters with Low-Quiescent-Current Linear Regulator Mode

Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. | 16L 5x5 |  |  | 20L 5x5 |  |  | 28L 5x5 |  |  | 32L 5x5 |  |  | 40L 5x5 |  |  |
| SYMBOL | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 |
| A2 | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  |
| b | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.15 | 0.20 | 0.25 |
| D | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 |
| E | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 |
| e | 0.80 BSC. |  |  | 0.65 BSC. |  |  | 0.50 BSC. |  |  | 0.50 BSC . |  |  | 0.40 BSC . |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - |
| L | 0.30 | 0.40 | 0.50 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.30 | 0.40 | 0.50 |
| N | 16 |  |  | 20 |  |  | 28 |  |  | 32 |  |  | 40 |  |  |
| ND | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  | 10 |  |  |
| NE | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  | 10 |  |  |
| JEDEC | WHHB |  |  | WHHC |  |  | WHHD-1 |  |  | WHHD-2 |  |  | ----- |  |  |

NOTES:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS
4. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3 AND T2855-6.
9. WARPAGE SHALL NOT EXCEED 0.10 mm
10. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY
11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

43 LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", $\pm 0.05$.
-DRAWING NOT TO SCALE-

| EXPOSED PAD VARIATIONS |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. <br> CODES | D2 |  |  | E2 |  |  |
|  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| T1655-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T1655-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T1655N-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T2055-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T2055-4 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T2055-5 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855-3 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855-4 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 |
| T2855-5 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 |
| T2855-6 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855-7 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 |
| T2855-8 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855N-1 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T3255-3 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T3255-4 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T3255-5 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T3255N-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T4055-1 | 3.40 | 3.50 | 3.60 | 3.40 | 3.50 | 3.60 |
| T4055-2 | 3.40 | 3.50 | 3.60 | 3.40 | 3.50 | 3.60 |
|  |  | $* *$ SEE COMMON DIMENSIONS TABLE |  |  |  |  |

**SEE COMMON DIMENSIONS TABLE

## 40V，600mA Buck Converters with Low－ Quiescent－Current Linear Regulator Mode

（The package drawing（s）in this data sheet may not reflect the most current specifications．For the latest package outline information， go to www．maxim－ic．com／packages．）

．DIMENSIONS D AND E DU NDT INCLUDE FLASH．
2．MZLD FLASH OR PROTRUSIONS NDT TO EXCEED 0.15 mm PER SIDE．
3．CDNTRDLLING DIMENSIDN：MILLIMETERS
4．MEETS JEDEC OUTLINE MD－153．SEE JEDEC VARIATIONS TABLE，
5．＂N＇REFERS TO NUMBER DF LEADS．
6．EXPOSED PAD FLUSH WITH BOTTOM DF PACKAGE WITHIN $00{ }^{\wedge}$ ．
今．THE LEAD TIPS MUST LIE WITHIN A SPECIFIED ZGNE．THIS TQLERANCE ZUNE IS DEFINED BY TWI PARALLEL PLANES．$\quad$ INE PLANE IS THE SEATING PLANE，DATUM［ $-\mathrm{C}-\mathrm{]}$ ，THE DTHER PLANE IS AT THE SPECIFIED DISTANCE FRIM［－C－］IN THE DIRECTION INDICATED，
8．MARKING IS FIR PACKAGE QRIENTATIUN REFERENCE $\square N L Y$
9．NUMBER DF LEADS SHDWN ARE FDR REFERENCE UNLY．
－DRAWING NロT Tロ SCALE－

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| TנTLE PACKAGE OUTLINE，TSSOP，4．40 MM BODY， EXPOSED PAD |  |  |  |
| APPROVAL | $\begin{aligned} & \text { Doculent cmina No. } \\ & 21-0108 \end{aligned}$ | $\stackrel{\text { REV．}}{\text { E }}$ | 1／1 |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product．No circuit patent licenses are implied．Maxim reserves the right to change the circuitry and specifications without notice at any time．

