

1M × 4 BANKS × 32 BITS GDDR SDRAM

Table of Contents-

1.	GENER	GENERAL DESCRIPTION4						
2.	FEATU	RES		4				
3.	KEY PA	RAMETI	ERS	5				
4.	BALL C	ONFIGU	IRATION	6				
5.	BALL D	ESCRIP	TION	7				
6.	BLOCK	DIAGRA	AM	9				
7.	FUNCT	IONAL D	DESCRIPTION	10				
	7.1	Power	Up Sequence	10				
	7.2	Comm	and Function	10				
		7.2.1	Bank Activate Command	10				
		7.2.2	Bank Precharge Command	10				
		7.2.3	Precharge All Command	10				
		7.2.4	Write Command	10				
		7.2.5	Write with Auto-precharge Command					
		7.2.6	Read Command	11				
		7.2.7	Read with Auto-precharge Command	11				
		7.2.8	Mode Register Set Command	11				
		7.2.9	Extended Mode Register Set Command					
		7.2.10	No-Operation Command					
		7.2.11	Burst Read Stop Command					
		7.2.12	Device Deselect Command					
		7.2.13	Auto Refresh Command					
		7.2.14	Self Refresh Entry Command					
		7.2.15	Self Refresh Exit Command					
		7.2.16	Data Write Enable /Disable Command					
	7.3		Operation					
	7.4		Operation					
	7.5	Precha	arge	13				
	7.6	Burst T	Fermination	13				
	7.7	Refres	h Operation	14				
	7.8		Down Mode					
	7.9	Input C	Clock Frequency Change during Precharge Power Down Mode	14				
	7.10	Mode F	Register Operation	14				
		7.10.1	Burst Length field (A2 to A0)					
		7.10.2	Addressing Mode Select (A3)	15				

W9412G2CB

Esses winbond

		7.10.3	CAS Latency field (A6 to A4)	16
		7.10.4	DLL Reset bit (A8)	16
		7.10.5	Mode Register /Extended Mode register change bits (BA0, BA1)	16
		7.10.6	Extended Mode Register field	
		7.10.7	Reserved field	
8.	OPERA		ODE	
	8.1	•	fied Truth Table	
	8.2	Function	on Truth Table	19
	8.3	Function	on Truth Table, continued	20
	8.4	Function	on Truth Table, continued	21
	8.5	Function	on Truth Table for CKE	22
	8.6	Simplif	fied Stated Diagram	23
9.	ELECTF	RICAL C	HARACTERISTICS	24
	9.1	Absolu	ite Maximum Ratings	24
	9.2	Recom	nmended DC Operating Conditions	24
	9.3	Capac	itance	25
	9.4	Leakag	ge and Output Buffer Characteristics	25
	9.5	DC Ch	aracteristics	26
	9.6	AC Ch	aracteristics and Operating Condition	27
	9.7	AC Tes	st Conditions	28
10	TIMING	WAVEF	ORMS	31
	10.1	Comm	and Input Timing	31
	10.2	Timing	of the CLK Signals	31
	10.3	_	Fiming (Burst Length = 4)	
	10.4		Fiming (Burst Length = 4)	
	10.5		ATA MASK (W9412G2CB)	
	10.6		Register Set (MRS) Timing	
	10.7		Mode Register Set (EMRS) Timing	
			recharge Timing (Read Cycle, CL = 2)	
			recharge Timing (Read cycle, CL = 2), continued	
		•	recharge Timing (Write Cycle)	
		-	nterrupted by Read (CL = 2, BL = 2, 4, 8)	
			Read Stop (BL = 8)	
			nterrupted by Write & BST (BL = 8)	
			nterrupted by Precharge (BL = 8)	
			nterrupted by Write (BL = 2, 4, 8)	
			nterrupted by Read (CL = 2, BL = 8)	
	10.10	VVIILE	III.GII UPI.GU DY NGAU (GL - 4, DL - 0)	

W9412G2CB

Esses winbond sesses

	10.17 Write Interrupted by Read (CL = 3, BL = 4)	43
	10.18 Write Interrupted by Precharge (BL = 8)	43
	10.19 2 Bank Interleave Read Operation (CL = 2, BL = 2)	44
	10.20 2 Bank Interleave Read Operation (CL = 2, BL = 4)	44
	10.21 4 Bank Interleave Read Operation (CL = 2, BL = 2)	45
	10.22 4 Bank Interleave Read Operation (CL = 2, BL = 4)	45
	10.23 Auto Refresh Cycle	46
	10.24 Precharge/Activate Power Down Mode Entry and Exit Timing	46
	10.25 Input Clock Frequency Change during Precharge Power Down Mode Timing	46
	10.26 Self Refresh Entry and Exit Timing	47
11.	PACKAGE SPECIFICATION	47
	11.1 144L LFBGA (12X12X1.40 mm^3, Ø=0.5mm)	48
12	REVISION HISTORY	49



1. GENERAL DESCRIPTION

W9412G2CB is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM); organized as 1,048,576 words \times 4 banks \times 32 bits. Using pipelined architecture and 0.11 μ m process technology, W9412G2CB delivers a data bandwidth of up to 400M words per second (-5). To fully comply with the personal computer industrial standard, W9412G2CB is sorted into following speed grades: -5/-5H, -6 and -75. The -5/-5H is compliant to the DDR400/CL3 specification. The -6 is compliant to the DDR333/CL2.5 specification. The -75 is compliant to the DDR266/CL2 specification.

All Input reference to the positive edge of CLK (except for DQ, DM and CKE). The timing reference point for the differential clock is when the CLK and CLK signals cross during a transition. Write and Read data are synchronized with the both edges of DQS (Data Strobe).

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9412G2CB is ideal for any high performance applications.

2. FEATURES

- 2.5V ±0.2V Power Supply for DDR266/333/400
- Up to 200 MHz Clock Frequency
- Double Data Rate architecture; two data transfers per clock cycle
- Differential clock inputs (CLK and CLK)
- DQS is edge-aligned with data for Read; center-aligned with data for Write
- CAS Latency: 2, 2.5 and 3
- Burst Length: 2, 4 and 8
- · Auto Refresh and Self Refresh
- Precharged Power Down and Active Power Down
- Write Data Mask
- Write Latency = 1
- 15.6µS Refresh interval (4K/64 mS Refresh)
- Maximum burst refresh cycle: 8
- Interface: SSTL 2
- Packaged in 144L LFBGA (12X12X1.40 mm³, Ø=0.5mm), using Pb free with RoHS compliant



3. KEY PARAMETERS

SYMBOL	DESCRIPTION	MIN./MAX.	-5/-5H	-6	-75	
		CL = 2	Min.	7.5 nS	7.5 nS	7.5 nS
		CL = 2	Max.	12 nS	12 nS	12 nS
tCK	Clack Cycla Tima	CL = 2.5	Min.	6 nS	6 nS	7.5 nS
ick	Clock Cycle Time	OL - 2.5	Max.	12 nS	12 nS	12 nS
		CL = 3	Min.	5 nS	6 nS	7.5 nS
		CL = 3	Max.	10 nS	12 nS	12 nS
tras	Active to Precharge Comman	Min.	40 nS	42 nS	45 nS	
tRC	Active to Ref/Active Comman	Min.	50 nS	54 nS	60 nS	
IDD0	Operating Current:	Max.	150 mA	140 mA	130 mA	
IDD0	One Bank Active-Precharge	IVIAX.	150 IIIA	140 1117	130 IIIA	
IDD1	Operating Current:	Max.	170 mA	160 mA	150 mA	
IDD1	One Bank Active-Read-Prech	IVIAA.	170 IIIA	TOOTILA	100 11174	
IDD4R	Burst Operation Read Curren	Max.	220 mA	200 mA	180 mA	
IDD4W	Burst Operation Write Curren	Max.	250 mA	230 mA	210 mA	
IDD5	Auto Refresh Current	Max.	200 mA	190 mA	180 mA	
IDD6	Self Refresh Current		Max.	3 mA	3 mA	3 mA



4. BALL CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12
Α	DQS0	DM0	VSSQ	DQ3	DQ2	DQ0	DQ31	DQ29	DQ28	VSSQ	DM3	DQS3
В	DQ4	VDDQ	NC	VDDQ	DQ1	VDDQ	VDDQ	DQ30	VDDQ	NC	VDDQ	DQ27
С	DQ6	DQ5	VSSQ	VSSQ	VSSQ	VDD	VDD	VSSQ	VSSQ	VSSQ	DQ26	DQ25
D	DQ7	VDDQ	VDD	VSS	VSSQ	VSS	VSS	VSSQ	VSS	VDD	VDDQ	DQ24
E	DQ17	DQ16	VDDQ	VSSQ	vss	VSS	VSS	VSS	VSSQ	VDDQ	DQ15	DQ14
F	DQ19	DQ18	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ13	DQ12
G	DQS2	DM2	NC	VSSQ	VSS	VSS	VSS	VSS	VSSQ	NC	DM1	DQS1
н	DQ21	DQ20	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ11	DQ10
J	DQ22	DQ23	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ9	DQ8
K	/CAS	/WE	VDD	VSS	A10	VDD	VDD	RFU (A12)	VSS	VDD	NC	NC
L	/RAS	NC	NC	BA1	A2	A11	A9	A5	RFU (BA2)	СК	/CK	NC
M	/CS	NC	BA0	A0	A1	А3	A4	A6	A7	A8/AP	CKE	VREF



5. BALL DESCRIPTION

BALL LOCATION	PIN NAME	FUNCTION	DESCRIPTION
M4-M10, L5-L8, K5	A0-A11	Address	Multiplexed pins for row and column address. Row address: A0–A11. Column address: A0–A7. (A8 is used for Auto-precharge)
M3, L4	BA0, BA1	Bank Address	Select bank to activate during row address latch time, or bank to read/write during column address latch time.
A4-A9,B1,B5,B8,			
B12,C1,C2,C11,C1 2,D1,D12,E1,E2,E1 1,E12,F1,F2,F11,F1 2,H1,H2,H11,H12,J 1,J2,J11,J12	DQ0-DQ31	Data Input/ Output	The DQ0-DQ31 input and output data are synchronized with both edges of DQS.
A1,A12,G1,G12	DQS0-DQS3	Data Strobe	DQS is Bi-directional signal. DQS is input signal during write operation and output signal during read operation. It is Edge-aligned with read data, Center-aligned with write data.
M1	CS	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
K1,K2,L1	RAS, CAS, WE	Command Inputs	Command inputs (along with $\overline{\text{CS}}$) define the command being entered.
A2,A11,G2,G11 DM0–DM3 Write mask		Write mask	DM is an input mask signal for writes data. When DM is asserted "high" in burst write, the input data is masked. DM is synchronized with both edges of DQS.
L10,L11	CLK, CLK	Differential clock inputs	All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of $\overline{^{\text{CLK}}}$.
M11	CKE	Clock Enable	CKE controls the clock activation and deactivation. CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CLK, $\overline{\text{CLK}}$ and CKE are disabled during POWER-DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH.
M12	VREF	Reference Voltage	VREF is reference voltage for inputs.
C6,C7,D3,D10,K3,K 6, K7,K10	V _{DD}	Power (+2.5V)	Power for logic circuit inside DDR SDRAM.




BALL DESCRIPTION, continued

BALL LOCATION	PIN NAME	FUNCTION	DESCRIPTION
D4,D6,D7,D9, E5~E8,F5~F8,G5~ G8,H5~H8,J5~J8,K 4,K9	Vss	Ground	Ground for logic circuit inside DDR SDRAM.
B2,B4,B6,B7, B9,B11,D2,D11,E3, E10,F3,F10,H3,H10 ,J3,J10	VDDQ	` ,	Separated power from VDD, used for output buffer, to improve noise immunity.
A3,A10,C3~C5, C8~C10,D5,D8,E4, E9,F4,F9,G4,G9,H4 ,H9,J4,J9	Vssq	Ground for I/O buffer	Separated ground from Vss, used for output buffer, to improve noise immunity.
B3,B10,G3,G10,K1 1,K12,L2,L3,L12,M 2	NC	No Connection	No connection
K8,L9	RFU	No Connection	Reserved for Future Use.



6. BLOCK DIAGRAM





7. FUNCTIONAL DESCRIPTION

7.1 Power Up Sequence

- (1) Apply power and attempt to CKE at a low state ($\leq 0.2V$), all other inputs may be undefined
 - 1) Apply VDD before or at the same time as VDDQ.
 - 2) Apply VDDQ before or at the same time as VTT and VREF.
- (2) Start Clock and maintain stable condition for 200 µS (min.).
- (3) After stable power and clock, apply NOP and take CKE high.
- (4) Issue precharge command for all banks of the device.
- (5) Issue EMRS (Extended Mode Register Set) to enable DLL and establish Output Driver Type.
- (6) Issue MRS (Mode Register Set) to reset DLL and set device to idle with bit A8. (An additional 200 cycles(min) of clock are required for DLL Lock before any executable command applied.)
- (7) Issue precharge command for all banks of the device.
- (8) Issue two or more Auto Refresh commands.
- (9) Issue MRS-Initialize device operation with the reset DLL bit deactivated A8 to low.

7.2 Command Function

7.2.1 Bank Activate Command

The Bank Activate command activates the bank designated by the BA (Bank address) signal. Row addresses are latched on A0 to A11 when this command is issued and the cell data is read out of the sense amplifiers. The maximum time that each bank can be held in the active state is specified as tRAS (max). After this command is issued, Read or Write operation can be executed.

7.2.2 Bank Precharge Command

$$(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "L", BA0, BA1 = Bank, A8 = "L", A0 to A7, A9 to A11 = Don't Care)$$

The Bank Precharge command percharges the bank designated by BA. The precharged bank is switched from the active state to the idle state.

7.2.3 Precharge All Command

$$(\overline{RAS} = "L", \overline{CAS} = "H", \overline{WE} = "L", BA0, BA1 = Don't Care, A8 = "H", A0 to A7, A9 to A11 = Don't Care)$$

The Precharge All command precharges all banks simultaneously. Then all banks are switched to the idle state.

7.2.4 Write Command

The write command performs a Write operation to the bank designated by BA. The write data are latched at both edges of DQS. The length of the write data (Burst Length) and column access sequence (Addressing Mode) must be in the Mode Register at power-up prior to the Write operation.



7.2.5 Write with Auto-precharge Command

The Write with Auto-precharge command performs the Precharge operation automatically after the Write operation. This command must not be interrupted by any other commands.

7.2.6 Read Command

$$(\overline{RAS} = "H". \overline{CAS} = "L". \overline{WE} = "H". BAO. BA1 = Bank. A8 = "L". A0 to A7 = Column Address)$$

The Read command performs a Read operation to the bank designated by BA. The read data are synchronized with both edges of DQS. The length of read data (Burst Length), Addressing Mode and CAS Latency (access time from $\overline{\text{CAS}}$ command in a clock cycle) must be programmed in the Mode Register at power-up prior to the Read operation.

7.2.7 Read with Auto-precharge Command

The Read with Auto-precharge command automatically performs the Precharge operation after the Read operation.

1) READA ≥ tRAS (min) - (BL/2) x tCK

Internal precharge operation begins after BL/2 cycle from Read with Auto-precharge command.

2) $tRCD(min) \le READA < tRAS(min) - (BL/2) x tCK$

Data can be read with shortest latency, but the internal Precharge operation does not begin until after tras (min) has completed.

This command must not be interrupted by any other command.

7.2.8 Mode Register Set Command

The Mode Register Set command programs the values of CAS Latency, Addressing Mode, Burst Length and DLL reset in the Mode Register. The default values in the Mode Register after power-up are undefined, therefore this command must be issued during the power-up sequence. Also, this command can be issued while all banks are in the idle state. Refer to the table for specific codes.

7.2.9 Extended Mode Register Set Command

$$(\overline{RAS} = \text{`L''}, \overline{CAS} = \text{`L''}, \overline{WE} = \text{`L''}, BA0 = \text{`H''}, BA1 = \text{`L''}, A0 to A11 = Register data)$$

The Extended Mode Register Set command can be implemented as needed for function extensions to the standard (SDR-SDRAM). Currently the only available mode in EMRS is DLL enable/disable, decoded by A0. The default value of the extended mode register is not defined; therefore this command must be issued during the power-up sequence for enabling DLL. Refer to the table for specific codes.

7.2.10 No-Operation Command

$$(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "H")$$

The No-Operation command simply performs no operation (same command as Device Deselect).



7.2.11 Burst Read Stop Command

$$(\overline{RAS} = "H", \overline{CAS} = "H", \overline{WE} = "L")$$

The Burst stop command is used to stop the burst operation. This command is only valid during a Burst Read operation.

7.2.12 Device Deselect Command

$$(\overline{CS} = "H")$$

The Device Deselect command disables the command decoder so that the \overline{RAS} , \overline{CAS} , \overline{WE} and Address inputs are ignored. This command is similar to the No-Operation command.

7.2.13 Auto Refresh Command

$$(\overline{RAS} = \text{"L"}, \overline{CAS} = \text{"L"}, \overline{WE} = \text{"H"}, CKE = \text{"H"}, BA0, BA1, A0 to A11 = Don't Care)$$

AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS–BEFORE–RAS (CBR) refresh in previous DRAM types. This command is non-persistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The DDR SDRAM requires AUTO REFRESH cycles at an average periodic interval of trefi (maximum).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8 * trefi.

7.2.14 Self Refresh Entry Command

$$(\overline{RAS} = "L", \overline{CAS} = "L", \overline{WE} = "H", CKE = "L", BA0, BA1, A0 to A11 = Don't Care)$$

The SELF REFRESH command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). The DLL is automatically disabled upon entering SELF REFRESH, and is automatically enabled upon exiting SELF REFRESH. Any time the DLL is enabled a DLL Reset must follow and 200 clock cycles should occur before a READ command can be issued. Input signals except CKE are "Don't Care" during SELF REFRESH. Since CKE is an SSTL_2 input, VREF must be maintained during SELF REFRESH.

7.2.15 Self Refresh Exit Command

(CKE = "H",
$$\overline{CS}$$
 = "H" or CKE = "H", \overline{RAS} = "H", \overline{CAS} = "H")

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable prior to CKE going back HIGH. Once CKE is HIGH, the DDR SDRAM must have NOP commands issued for txsnr because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.

The use of SELF REFREH mode introduces the possibility that an internally timed event can be missed when CKE is raised for exit from self refresh mode. Upon exit from SELF REFRESH an extra auto refresh command is recommended.



7.2.16 Data Write Enable /Disable Command

(DM = "L/H" or DM0-DM3 = "L/H")

During a Write cycle, the DM0–DM3, DMs signal functions as Data Mask and can control every word of the input data. The DM0 signal controls DQ0 to DQ7, DM1 signal controls DQ8 to DQ15, DM2 signal controls DQ16 to DQ23 and DM3 signal controls DQ24 to DQ31.

7.3 Read Operation

Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is issued after tRCD from the Bank Activate command, the data is read out sequentially, synchronized with both edges of DQS (Burst Read operation). The initial read data becomes available after CAS Latency from the issuing of the Read command. The CAS Latency must be set in the Mode Register at power-up.

When the Precharge Operation is performed on a bank during a Burst Read and operation, the Burst operation is terminated.

When the Read with Auto-precharge command is issued, the Precharge operation is performed automatically after the Read cycle, then the bank is switched to the idle state. This command cannot be interrupted by any other commands. Refer to the diagrams for Read operation.

7.4 Write Operation

Issuing the Write command after tRCD from the bank activate command. The input data is latched sequentially, synchronizing with both edges (rising & falling) of DQS after the Write command (Burst write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at power-up.

When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is terminated.

When the Write with Auto-precharge command is issued, the Precharge operation is performed automatically after the Write cycle, then the bank is switched to the idle state, The Write with Auto-precharge command cannot be interrupted by any other command for the entire burst data duration.

Refer to the diagrams for Write operation.

7.5 Precharge

There are two Commands, which perform the precharge operation (Bank Precharge and Precharge All). When the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle state. The Bank Precharge command can precharge one bank independently of the other bank and hold the unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified as transmitted (max). Therefore, each bank must be precharged within transmitted (max) from the bank activate command.

The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed only for the active bank and the precharge bank is then switched to the idle state.

7.6 Burst Termination

When the Precharge command is used for a bank in a Burst cycle, the Burst operation is terminated. When Burst Read cycle is interrupted by the Precharge command, read operation is disabled after clock cycle of (CAS Latency) from the Precharge command. When the Burst Write cycle is interrupted by the Precharge command, the input circuit is reset at the same clock cycle at which the precharge



command is issued. In this case, the DM signal must be asserted "high" during twn to prevent writing the invalided data to the cell array.

When the Burst Read Stop command is issued for the bank in a Burst Read cycle, the Burst Read operation is terminated. The Burst read Stop command is not supported during a write burst operation. Refer to the diagrams for Burst termination.

7.7 Refresh Operation

Two types of Refresh operation can be performed on the device: Auto Refresh and Self Refresh. By repeating the Auto Refresh cycle, each bank in turn refreshed automatically. The Refresh operation must be performed 4096 times (rows) within 64mS. The period between the Auto Refresh command and the next command is specified by tRFC.

Self Refresh mode enter issuing the Self Refresh command (CKE asserted "low"), while all banks are in the idle state. The device is in Self Refresh mode for as long as CKE held "low". In the case of distributed Auto Refresh commands, distributed auto refresh commands must be issued every 15.6 μ S and the last distributed Auto Refresh commands must be performed within 15.6 μ S before entering the self refresh mode. After exiting from the Self Refresh mode, the refresh operation must be performed within 15.6 μ S. In Self Refresh mode, all input/output buffers are disabled, resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh operation.

7.8 Power Down Mode

Two types of Power Down Mode can be performed on the device: Active Power Down Mode and Precharge Power Down Mode.

When the device enters the Power Down Mode, all input/output buffers are disabled resulting in low power dissipation (except CKE buffer).

Power Down Mode enter asserting CKE "low" while the device is not running a burst cycle. Taking CKE "high" can exit this mode. When CKE goes high, a No operation command must be input at next CLK rising edge. Refer to the diagrams for Power Down Mode.

7.9 Input Clock Frequency Change during Precharge Power Down Mode

DDR SDRAM input clock frequency can be changed under following condition:

DDR SDRAM must be in precharged power down mode with CKE at logic LOW level. After a minimum of 2 clocks after CKE goes LOW, the clock frequency may change to any frequency between minimum and maximum operating frequency specified for the particular speed grade. During an input clock frequency change, CKE must be held LOW. Once the input clock frequency is changed, a stable clock must be provided to DRAM before precharge power down mode may be exited. The DLL must be RESET via EMRS after precharge power down exit. An additional MRS command may need to be issued to appropriately set CL etc. After the DLL relock time, the DRAM is ready to operate with new clock frequency.

7.10 Mode Register Operation

The mode register is programmed by the Mode Register Set command (MRS/EMRS) when all banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to A11 and BA0, BA1 address inputs.

The Mode Register designates the operation mode for the read or write cycle. The register is divided into five filed: (1) Burst Length field to set the length of burst data (2) Addressing Mode selected bit to designate the column access sequence in a Burst cycle (3) CAS Latency field to set the assess time in clock cycle (4) DLL reset field to reset the DLL (5) Regular/Extended Mode Register filed to select a



type of MRS (Regular/Extended MRS). EMRS cycle can be implemented the extended function (DLL enable/Disable mode)

The initial value of the Mode Register (including EMRS) after power up is undefined; therefore the Mode Register Set command must be issued before power operation.

7.10.1 Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2, 4 and 8 words.

A2	A1	A0	BURST LENGTH
0	0	0	Reserved
0	0	1	2 words
0	1	0	4 words
0	1	1	8 words
1	х	х	Reserved

7.10.2 Addressing Mode Select (A3)

The Addressing Mode can be one of two modes; Interleave mode or Sequential Mode, When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both addressing Mode support burst length 2, 4 and 8 words.

А3	ADDRESSING MODE
0	Sequential
1	Interleave

Addressing Sequence of Sequential Mode

A column access is performed by incrementing the column address input to the device. The address is varied by the Burst Length as the following.

Addressing Sequence of Sequential Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	2 words (address bits is A0)
Data 1	n + 1	not carried from A0 to A1
Data 2	n + 2	4 words (address bit A0, A1)
Data 3	n + 3	Not carried from A1 to A2
Data 4	n + 4	
Data 5	n + 5	8 words (address bits A2, A1 and A0)
Data 6	n + 6	Not carried from A2 to A3
Data 7	n + 7	V

Publication Release Date:Nov. 19, 2007 Revision A09



• Addressing Sequence of Interleave Mode

A Column access is started from the inputted column address and is performed by interleaving the address bits in the sequence shown as the following.

Address Sequence for Interleave Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	2 words
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	4 words
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	8 words
Data 5	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	

7.10.3 CAS Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of CAS Latency depend on the frequency of CLK.

A6	A5	A4	CAS LATENCY
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5
1	1	1	Reserved

7.10.4 DLL Reset bit (A8)

This bit is used to reset DLL. When the A8 bit is "1", DLL is reset.

7.10.5 Mode Register /Extended Mode register change bits (BA0, BA1)

These bits are used to select MRS/EMRS.

BA1	BA0	A11-A0
0	0	Regular MRS Cycle
0	1	Extended MRS Cycle
1	х	Reserved



7.10.6 Extended Mode Register field

1) DLL Switch field (A0)

This bit is used to select DLL enable or disable

A0	DLL
0	Enable
1	Disable

2) Output Driver Strength Control field (A6, A1)

The 100%, 60% and 30% or matched impedance driver strength are required Extended Mode Register Set (EMRS) as the following:

A6	A1	BUFFER STRENGTH
0	0	100% Strength
0	1	60% Strength
1	0	Reserved
1	1	30% Strength

7.10.7 Reserved field

- Test mode entry bit (A7)
 This bit is used to enter Test mode and must be set to "0" for normal operation.
- Reserved bits (A9, A10, A11)
 These bits are reserved for future operations. They must be set to "0" for normal operation.



8. OPERATION MODE

The following table shows the operation commands.

8.1 Simplified Truth Table

SYM.	COMMAND	DEVICE STATE	CKE _{n-1}	CKE _n	DM ⁽⁴⁾	BA0,BA1	A8	A0-A7 A9- A11	cs	RAS	CAS	WE
ACT	Bank Active	Idle ⁽³⁾	Н	Х	Х	V	V	V	L	L	Н	Н
PRE	Bank Precharge	Any ⁽³⁾	Н	Х	Х	V	L	Х	L	L	Н	L
PREA	Precharge All	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
WRIT	Write	Active ⁽³⁾	Н	Х	Х	V	L	V	L	Н	L	L
WRITA	Write with Auto- precharge	Active ⁽³⁾	Н	Х	Х	V	Н	V	L	Н	L	L
READ	Read	Active ⁽³⁾	Н	Х	Х	V	L	V	L	Н	L	Н
READA	Read with Auto- precharge	Active ⁽³⁾	Н	Х	Х	V	Н	V	L	Н	L	Н
MRS	Mode Register Set	Idle	Н	Х	Х	L, L	С	С	L	L	L	L
EMRS	Extended Mode Register Set	Idle	Н	Х	Х	H, L	٧	V	L	L	L	L
NOP	No Operation	Any	Н	Х	Х	Х	Χ	Х	L	Н	Н	Н
BST	Burst Read Stop	Active	Н	Х	Χ	X	Х	X	L	Н	Н	L
DSL	Device Deselect	Any	Н	Х	Χ	X	Х	X	Н	Х	Х	Х
AREF	Auto Refresh	Idle	Н	Н	Χ	X	Х	X	L	L	L	Н
SELF	Self Refresh Entry	Idle	Н	L	Χ	X	Х	X	L	L	L	Н
SELEX	Oalf Dafaaala Fait	Idle			V	V	· ·		Н	Х	Х	Х
	Self Refresh Exit	(Self Refresh)	L	Н	Х	Х	Х	Х	L	Н	Н	Х
PD	Power Down	Idle/	Н	L	Х	X	Х	Х	Н	Х	Х	Х
	Mode Entry	Active ⁽⁵⁾	- 11	L	^	^	^	^	L	Н	Н	Х
PDEX	Power Down	Any							Н	Х	Х	Х
	Mode Exit	(Power Down)	┙	Н	Х	X	Х	Х	L	Н	Н	Х
WDE	Data Write Enable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
WDD	Data Write Disable	Active	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х

Notes:

- 1. V = Valid X = Don't Care L = Low level H = High level
- 2. CKE_n signal is input level when commands are issued.
 - CKE_{n-1} signal is input level one clock cycle before the commands are issued.
- 3. These are state designated by the BA0, BA1 signals.
- 4. DM0-DM3 (W9412G2CB).
- 5. Power Down Mode can not entry in the burst cycle.



8.2 Function Truth Table

(Note 1)

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Ι	Х	Χ	Χ	Χ	DSL	NOP	
	L	Н	Н	Χ	Χ	NOP/BST	NOP	
	L	Н	L	Η	BA, CA, A8	READ/READA	ILLEGAL	3
Idle	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
lule	L	L	Н	Н	BA, RA	ACT	Row activating	
	L	L	Н	Г	BA, A8	PRE/PREA	NOP	
	L	L	L	Н	X	AREF/SELF	Refresh or Self refresh	2
	L	L	L	L	Op-Code	MRS/EMRS	Mode register accessing	2
	Н	Х	Х	Χ	Χ	DSL	NOP	
	L	Н	Н	Χ	X	NOP/BST	NOP	
	L	Н	L	Н	BA, CA, A8	READ/READA	Begin read: Determine AP	4
Row Active	L	Н	L	L	BA, CA, A8	WRIT/WRITA	Begin write: Determine AP	4
Row Active	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	Precharge	5
	L	L	L	Н	X AREF/SELF ILLEGAL		ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Χ	X	DSL	Continue burst to end	
	L	Н	Н	Η	X	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	Burst stop	
	L	Н	L	Н	BA, CA, A8	READ/READA	Term burst, new read: Determine AP	6
Read	L	Н	L	٦	BA, CA, A8	WRIT/WRITA	ILLEGAL	
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	Г	BA, A8	PRE/PREA	Term burst, precharging	
	L	L	L	Τ	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Х	Χ	X	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	X	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	Term burst, start read: Determine AP	6, 7
Write	L	Н	L	L	BA, CA, A8	WRIT/WRITA	Term burst, start read: Determine AP	6
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	Term burst, Precharging	8
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	



8.3 Function Truth Table, continued

CURRENT STATE	cs	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
	Н	Х	Χ	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
Read with	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	
Auto-	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
precharge	L	L	Н	Н	BA, RA ACT ILLEGAL		ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	Continue burst to end	
	L	Н	Н	Н	Х	NOP	Continue burst to end	
	L	Н	Н	L	Х	BST	ILLEGAL	
Write with	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	
Auto-	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	
precharge	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA ILLEGAL		3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code MRS/EMRS ILLEGAL			
	Н	Х	Χ	Х	X DSL NOP-> Idle after tRP		NOP-> Idle after tRP	
	L	Н	Н	Н	Х	NOP	NOP-> Idle after trp	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	3
Precharging	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	Idle after tRP	
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	Н	Х	Χ	Х	Х	DSL	NOP-> Row active after tRCD	
	L	Н	Н	Н	Х	NOP	NOP-> Row active after tRCD	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	3
Row Activating	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	

ssess winbond sesses

8.4 Function Truth Table, continued

CURRENT STATE	CS	RAS	CAS	WE	ADDRESS	COMMAND	ACTION	NOTES
Write	Н	Х	Х	Х	Х	DSL	NOP->Row active after twn	
Recovering	L	Н	Н	Н	Х	NOP	NOP->Row active after twn	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	3
	L	L	L	Н	Х	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
Write Recovering			Х	Х	Х	DSL	NOP->Enter precharge after twn	
with Auto- precharge	L	Н	Н	Н	Х	NOP	NOP->Enter precharge after twn	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A8	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A8	WRIT/WRITA	ILLEGAL	3
	L	L	Н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	Н	L	BA, A8	PRE/PREA	ILLEGAL	3
	L	L	L	Н	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
Refreshing	Н	Х	Х	Х	Х	DSL	NOP->Idle after trc	
	L	Н	Н	Н	Х	NOP	NOP->Idle after trc	
	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Н	Х	READ/WRIT	ILLEGAL	
	L	L	Н	Х	X	ACT/PRE/PREA	ILLEGAL	
	L	L	L	Х	Х	AREF/SELF/MRS/EMRS	ILLEGAL	
Mode	Н	Х	Χ	Х	Х	DSL	NOP->Row after tmRD	
Register Accessing	L	Н	Н	Н	X	NOP	NOP->Row after tmRD	
50000119	L	Н	Н	L	Х	BST	ILLEGAL	
	L	Н	L	Х	X	READ/WRIT	ILLEGAL	
	L	L	Х	Х	X	ACT/PRE/PREA/ARE F/SELF/MRS/EMRS	ILLEGAL	

Notes:

- 1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle.
- 2. Illegal if any bank is not idle.
- 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

- 21 -

- 4. Illegal if tRCD is not satisfied.
- 5. Illegal if tras is not satisfied.
- 6. Must satisfy burst interrupt condition.
- 7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.
- 8. Must mask preceding data which don't satisfy twn

Remark: H = High level, L = Low level, X = High or Low level (Don't Care), V = Valid data



8.5 Function Truth Table for CKE

CURRENT	Cł	CKE		RAS	CAS	WE	ADDRESS	ACTION	NOTES
STATE	n-1	n	cs	KAS	CAS	VVE	ADDRESS	ACTION	NOTES
	Н	Х	Х	Х	Х	Х	Х	INVALID	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh->Idle after txsnR	
Self Refresh	L	Н	L	Н	Н	Х	Х	Exit Self Refresh->Idle after txsnR	
Sell Rellesii	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	INVALID	
Power Down	L	Н	Х	Х	Х	Х	Х	Exit Power down->Idle after tis	
	L	L	Х	Х	Х	Х	Х	Maintain power down mode	
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	2
	Н	L	L	Н	Н	Х	Х	Enter Power down	2
All banks Idle	Н	L	L	L	L	Н	Х	Self Refresh	1
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Χ	Х	Х	Х	Х	Х	Power down	
	Н	Н	Х	Х	Х	Х	Х	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Х	Х	Enter Power down	3
	Н	L	L	Н	Н	Х	Х	Enter Power down	3
Row Active	Н	L	L	L	L	Н	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
	L	Х	Х	Х	Х	Х	Х	Power down	
Any State Other Than Listed Above	Н	Н	Х	Х	Х	х	Х	Refer to Function Truth Table	


Notes:

- 1. Self refresh can enter only from the all banks idle state.
- 2. Power Down occurs when all banks are idle; this mode is referred to as precharge power down.
- 3. Power Down occurs when there is a row active in any bank; this mode is referred to as active power down.

Remark: H = High level, L = Low level, X = High or Low level (Don't Care), V = Valid data



8.6 Simplified Stated Diagram





9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT
Input/Output Voltage	Vin, Vout	-0.3 ~ VDDQ + 0.3	V
Power Supply Voltage	Vdd, Vddq	-0.3 ~ 3.6	V
Operating Temperature	Topr	0 ~ 70	°C
Storage Temperature	Tstg	-55 ~ 150	°C
Soldering Temperature (10s)	TSOLDER	260	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	lout	50	mA

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

9.2 Recommended DC Operating Conditions

 $(TA = 0 \text{ to } 70^{\circ}C)$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
VDD	Power Supply Voltage	2.3	2.5	2.7	V	2
VDDQ	Power Supply Voltage (for I/O Buffer)	2.3	2.5	VDD	V	2
VREF	Input reference Voltage	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ	V	2, 3
VTT	Termination Voltage (System)	VREF - 0.04	VREF	VREF + 0.04	V	2, 8
VIH (DC)	Input High Voltage (DC)	VREF + 0.15	-	VDDQ + 0.3	V	2
VIL (DC)	Input Low Voltage (DC)	-0.3	-	VREF - 0.15	V	2
VICK (DC)	Differential Clock DC Input Voltage	-0.3	-	VDDQ + 0.3	V	15
VID (DC)	Input Differential Voltage. CLK and CLK inputs (DC)	0.36	-	VDDQ + 0.6	٧	13, 15
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	-	V	2
VIL (AC)	Input Low Voltage (AC)	-	-	VREF - 0.31	V	2
VID (AC)	Input Differential Voltage. CLK and CLK inputs (AC)	0.7	-	VDDQ + 0.6	٧	13, 15
VX (AC)	Differential AC input Cross Point Voltage	VDDQ/2 - 0.2	-	VDDQ/2 + 0.2	V	12, 15
VISO (AC)	Differential Clock AC Middle Point	VDDQ/2 - 0.2	-	VDDQ/2 + 0.2	V	14, 15

Notes: Undershoot Limit: V_{IL} (min) = -1.2V with a pulse width \leq 3 nS

Overshoot Limit: ViH (max) = VDDQ +1.2V with a pulse width ≤ 3 nS

VIH (DC) and VIL (DC) are levels to maintain the current logic state.

VIH (AC) and VIL (AC) are levels to change to the new logic state.



9.3 Capacitance

 $(VDD = VDDQ = 2.5V \pm 0.2V, f = 1 MHz, TA = 25 °C, VOUT (DC) = VDDQ/2, VOUT (Peak to Peak) = 0.2V)$

SYMBOL	PARAMETER	MIN.	MAX.	DELTA (MAX.)	UNIT
Cin	Input Capacitance (except for CLK pins)	2.0	4.0	0.5	pF
Cclk	Input Capacitance (CLK pins)	3.0	5.5	0.25	pF
Cı/o	DQ, DQS, DM Capacitance	1.5	5.5	0.5	pF
Cnc	NC1 Pin Capacitance	-	1.5	-	pF

Notes: These parameters are periodically sampled and not 100% tested.

The NC pins have additional capacitance for adjustment of the adjacent pin capacitance.

9.4 Leakage and Output Buffer Characteristics

SYMBOL	PARAMETER		MIN.	MAX.	UNIT	NOTES
h a s	Input Leakage Current	-2	2			
lı (L)	$(0V \le VIN \le VDDQ$, All other pins not ur	nder test = 0V)	-2	2	μA	
lo (t)	Output Leakage Current		-5	-		
lo (L)	(Output disabled, 0V ≤ Vout ≤ VDDQ)	-5	5	μA		
Voн	Output High Voltage		VTT +0.76	_	V	
• • • • • • • • • • • • • • • • • • • •	(under AC test load condition)					
Vol	Output Low Voltage	100%	-	VTT -0.76	V	
VOL	(under AC test load condition)	Strength				
IOH (DC)	Output Minimum Source DC Current		-15.2	-	mA	4, 6
IOL (DC)	Output Minimum Sink DC Current		15.2	-	mA	4, 6
IOH (DC)	Output Minimum Source DC Current	60%	-10.4	-	mA	5
IOL (DC)	Output Minimum Sink DC Current	Strength	10.4	-	mA	5
IOH (DC)	Output Minimum Source DC Current	-7.2		mA	5	
IOL (DC)	Output Minimum Sink DC Current	Strength	7.2		mA	5



9.5 DC Characteristics

SYM.	PARAMETER		MAX.	UNIT	NOTES	
STW.	PARAWEIER		-6	-75	ONIT	NOTES
IDD0	Operating current: One Bank Active-Precharge; tRC = tRC min; tCK = tCK min; DQ, DM and DQS inputs changing twice per clock cycle; Address and control inputs changing once per clock cycle		140	130		7
IDD1	Operating current: One Bank Active-Read-Precharge; Burst = 2; tRC = tRC min; CL = 3; tCK = tCK min; IOUT = 0 mA; Address and control inputs changing once per clock cycle.	170	160	150		7, 9
IDD2P	Precharge Power Down standby current: All Banks Idle;		30	30		
IDD2N	Idle standby current: CS ≥ VIH min; All Banks Idle; CKE ≥ VIH min; tCK = tCK min; Address and other control inputs changing once per clock cycle; Vin ≥ VIH min or Vin ≤ VIL max for DQ, DQS and DM		45	45		7
IDD3P	Active Power Down standby current: One Bank Active; Power down mode; CKE < VIL max; tCK = tCK min		30	30		
IDD3N	Active standby current: S ≥ VIH min; CKE ≥ VIH min; One Bank Active-Precharge; tRC = tRAS max; tCK = tCK min; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		60	60		7
IDD4R	Operating current: Burst = 2; Reads; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL=3; tCK = tCK min; IOUT = 0mA		200	180		7, 9
IDD4W	Operating current: Burst = 2; Write; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; CL = 3; tCK = tCK min; DQ, DM and DQS inputs changing twice per clock cycle		230	210		7
IDD5	Auto Refresh current: tRC = tRFC min		190	180		7
IDD6	Self Refresh current: CKE ≤ 0.2V		3	3		
IDD7	Random Read current: 4 Banks Active Read with activate every 20nS, Auto-Precharge Read every 20 nS; Burst = 4; tRCD = 3; IOUT = 0mA; DQ, DM and DQS inputs changing twice per clock cycle; Address changing once per clock cycle		300	280		



9.6 AC Characteristics and Operating Condition

SYM.	PARAMETER		-5/-5H		-6		-75		LIMIT	NOTES
JIWI.			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	NOTES
trc	Active to Ref/Active Command F	Period	50		54		60			
trfc	Ref to Ref/Active Command Per	riod	70		70		70			
tras	Active to Precharge Command I	Period	40	70000	42	100000	45	120000	nS	
trcd	Active to Read/Write Command	Delay Time	15		18		20			
trap	Active to Read with Auto-precha	rge Enable	15		18		20			
tccd	Read/Write(a) to Read/Write(b) Command Period		1		1		1		tcĸ	
trp	Precharge to Active Command I	Period	15		18		20			
trrd	Active(a) to Active(b) Command	Period	10		12		15			
twr	Write Recovery Time		15		15		15			
tDAL	Auto-precharge Write Recovery Time	/ + Precharge	-		-		-			18
		CL = 2	7.5	12	7.5	12	7.5	12	,,,	
tcĸ	CLK Cycle Time CL = 2.5	CL = 2.5	6	12	6	12	7.5	12	nS	
		CL = 3	5	10	6	12	7.5	12		
tac	Data Access Time from CLK, C	CLK	-0.7	0.7	-0.7	0.7	-0.75	0.75		16
tdqsck	DQS Output Access Time from	CLK, CLK	-0.6	0.6	-0.6	0.6	-0.75	0.75		
tDQSQ	Data Strobe Edge to Output Dat	a Edge Skew		0.4		0.4		0.5		
tсн	CLk High Level Width		0.45	0.55	0.45	0.55	0.45	0.55	tcĸ	11
tcL	CLK Low Level Width		0.45	0.55	0.45	0.55	0.45	0.55	tok	
tHP	CLK Half Period (minimum of ac	ctual tch, tcl)	min (tcl,tcн)		min, (tcь,tcн)		min, (tcL,tcн)			
	DQ Output Data Hold Time from DQS		tHP		tHP		THP		- nS	
tqн			-0.5		-0.5		-0.75			
trpre	DQS Read Preamble Time		0.9	1.1	0.9	1.1	0.9	1.1	tou	11
trpst	DQS Read Postamble Time		0.4	0.6	0.4	0.6	0.4	0.6	tck	11
tos	DQ and DM Setup Time to D 0.5V/nS	QS, slew rate	0.4		0.4		0.5			
tон	DQ and DM Hold Time to D 0.5V/nS	QS, slew rate	0.4		0.4		0.5		nS	
tDIPW	DQ and DM Input Pulse Width (for each input)	1.75		1.75		1.75		1	
tDQSH	DQS Input High Pulse Width		0.35		0.35		0.35			
togsl	DQS Input Low Pulse Width		0.35		0.35		0.35		1,	4.4
toss	DQS Falling Edge to CLK Setup	Time	0.2		0.2		0.2		tcĸ	11
tosh	DQS Falling Edge Hold Time from	m CLK	0.2		0.2		0.2		1	
twpres	Clock to DQS Write Preamble S	et-up Time	0		0		0		nS	

massa winbond sassa


AC Characteristics and Operating Condition, continued

SYM.	PARAMETER	-5/-5H		-6		-75		UNIT	NOTES
011111	I ANAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Oitiii	NOTES
twpre	DQS Write Preamble Time	0.3		0.25		0.25			
twpst	DQS Write Postamble Time	0.4	0.6	0.4	0.6	0.4		tcĸ	11
togss	Write Command to First DQS Latching Transition	0.72	1.25	0.75	1.25	0.75	1.25		
tıs	Input Setup Time	0.7		0.8		0.9			
tıн	Input Hold Time	0.7		8.0		0.9			
tıpw	Control & Address Input Pulse Width (for each input)	2.2		2.2		2.2		nS	
tHZ	Data-out High-impedance Time from CLK, $\overline{\text{CLK}}$	-0.7	0.7	-0.7	0.7	-0.75	0.75		
tLZ	Data-out Low-impedance Time from CLK, CLK	-0.7	0.7	-0.7	0.7	-0.75	0.75		
tT(SS)	SSTL Input Transition	0.5	1.5	0.5	1.5	0.5	1.5		
twr	Internal Write to Read Command Delay	2		1		1		tcĸ	
txsnr	Exit Self Refresh to non-Read Command	75		75		75		nS	
txsrd	Exit Self Refresh to Read Command	200		200		200		tcĸ	
trefi	Refresh Interval Time (4k / 64mS)		15.6		15.6		15.6	μS	17
tmrd	Mode Register Set Cycle Time	10		12		15		nS	

9.7 AC Test Conditions

PARAMETER	SYMBOL	VALUE	UNIT
Input High Voltage (AC)	VIH	VREF + 0.31	V
Input Low Voltage (AC)	VIL	VREF - 0.31	V
Input Reference Voltage	VREF	0.5 x VDDQ	٧
Termination Voltage	VTT	0.5 x VDDQ	V
Input Signal Peak to Peak Swing	Vswing	1.0	V
Differential Clock Input Reference Voltage	VR	Vx (AC)	V
Input Difference Voltage. CLK and CLK Inputs (AC)	VID (AC)	1.5	V
Input Signal Minimum Slew Rate	SLEW	1.0	V/nS
Output Timing Measurement Reference Voltage	Votr	0.5 x VDDQ	V


Bases winbond sees



Notes:

- (1) Conditions outside the limits listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- (2) All voltages are referenced to Vss, Vssq.
- (3) Peak to peak AC noise on VREF may not exceed ±2% VREF(DC).
- (4) VOH = 1.95V, VOL = 0.35V
- (5) VOH = 1.9V, VOL = 0.4V
- (6) The values of IOH(DC) is based on VDDQ = 2.3V and VTT = 1.19V. The values of IOL(DC) is based on VDDQ = 2.3V and VTT = 1.11V.
- (7) These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of tcκ and trc.
- (8) VTT is not applied directly to the device. VTT is a system supply for signal termination resistors is expected to be set equal to VREF and must track variations in the DC level of VREF.
- (9) These parameters depend on the output loading. Specified values are obtained with the output open.
- (10) Transition times are measured between VIH min(AC) and VIL max(AC). Transition (rise and fall) of input signals have a fixed slope.
- (11) IF the result of nominal calculation with regard to tcκ contains more than one decimal place, the result is rounded up to the nearest decimal place.
 (i.e., TDQSS = 0.75 × tcκ, tcκ = 7.5 nS, 0.75 × 7.5 nS = 5.625 nS is rounded up to 5.6 nS.)
- (12) Vx is the differential clock cross point voltage where input timing measurement is referenced.
- (13) VID is magnitude of the difference between CLK input level and $\overline{\text{CLK}}$ input level.
- (14) Viso means {Vick(CLK)+Vick(\overline{CLK})}/2.
- (15) Refer to the figure below.

Esses winbond se




- (16) tac and togsck depend on the clock jitter. These timing are measured at stable clock.
- (17) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- (18) tDAL = (tWR/tCK) + (tRP/tCK)




10. TIMING WAVEFORMS

10.1 Command Input Timing




10.2 Timing of the CLK Signals





10.3 Read Timing (Burst Length = 4)




Notes: The correspondence of DQS0-DQS3 to DQ. (W9412G2CB)

DQS0	DQ0-7		
DQS1	DQ8-15		
DQS2	DQ16-23		
DQS3	DQ24-31		




10.4 Write Timing (Burst Length = 4)



Note: x32 has four DQSs. (DQS0 for lower byte and DQS3 for upper byte)




10.5 DM, DATA MASK (W9412G2CB)






10.6 Mode Register Set (MRS) Timing






10.7 Extend Mode Register Set (EMRS) Timing





10.8 Auto-precharge Timing (Read Cycle, CL = 2)

1) tRCD (READA) \geq tRAS (min) – (BL/2) \times tCK



Notes: CL=2 shown; same command operation timing with CL=2,5 and CL=3

In this case, the internal precharge operation begin after BL/2 cycle from READA command.


Represents the start of internal precharging.

The Read with Auto-precharge command cannot be interrupted by any other command.



10.9 Auto-precharge Timing (Read cycle, CL = 2), continued

2) $tRCD/RAP(min) \le tRCD (READA) < tRAS (min) - (BL/2) \times tCK$



Notes: CL2 shown; same command operation timing with CL = 2.5, CL=3.


In this case, the internal precharge operation does not begin until after tras (min) has command.

Represents the start of internal precharging.

The Read with Auto-precharge command cannot be interrupted by any other command.



10.10 Auto-precharge Timing (Write Cycle)




The Write with Auto-precharge command cannot be interrupted by any other command.


AP Represents the start of internal precharging.



10.11 Read Interrupted by Read (CL = 2, BL = 2, 4, 8)




10.12 Burst Read Stop (BL = 8)






10.13 Read Interrupted by Write & BST (BL = 8)




Burst Read cycle must be terminated by BST Command to avoid I/O conflict.

10.14 Read Interrupted by Precharge (BL = 8)






10.15 Write Interrupted by Write (BL = 2, 4, 8)




10.16 Write Interrupted by Read (CL = 2, BL = 8)






10.17 Write Interrupted by Read (CL = 3, BL = 4)




10.18 Write Interrupted by Precharge (BL = 8)






10.19 2 Bank Interleave Read Operation (CL = 2, BL = 2)

* tck = 100 MHz




10.20 2 Bank Interleave Read Operation (CL = 2, BL = 4)






10.21 4 Bank Interleave Read Operation (CL = 2, BL = 2)




10.22 4 Bank Interleave Read Operation (CL = 2, BL = 4)






10.23 Auto Refresh Cycle



Note: CKE has to be kept "High" level for Auto-Refresh cycle.


10.24 Precharge/Activate Power Down Mode Entry and Exit Timing



Note:


- 1. If power down occurs when all banks are idle, this mode is referred to as precharge power down.
- 2. If power down occurs when there is a row active in any bank, this mode is referred to as active power down.

10.25 Input Clock Frequency Change during Precharge Power Down Mode Timing





10.26 Self Refresh Entry and Exit Timing




Note:

If the clock frequency is changed during self refresh mode, a DLL reset is required upon exit.



11. PACKAGE SPECIFICATION

11.1 144L LFBGA (12X12X1.40 mm³, Ø=0.5mm)





12. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A01	Aug. 07, 2006	All	Formally data sheet
A02	Aug. 24, 2006	12, 13, 14, 24	Revision over/undershoot range and Refresh description
A03	Sep. 15, 2006	27, 28	Revision AC timing to JEDEC specification
A04	Oct. 16, 2006	28	twtr modify to 1 tck (-6 / -75)
A05	Nov. 16, 2006	4, 48	Modify 0.5 mm ball size and 0.45mm opening size
A06	Mar. 14, 2007	1	Rename the device from DDR to GDDR
A07	Jul. 05, 2007	4, 5, 26, 27	Add -5H grade parts
A08	Sep. 27, 2007	4, 29, 14, 22, 46, 47	DDR400 -5/-5H grade parts power supply voltage range change to 2.5V ±0.2V
			Add input clock frequency change during precharge power down mode/self refresh mode
A09	Nov. 19, 2007	5, 27, 28, 30	Add max. values of tck in key parameters table, revise tDAL parameter, tDAL = (twR/tck) + (tRP/tck) and remove tDSSK parameters in AC Characteristics

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.