



SRAM MODULE

AVAILABLE AS MILITARY

SPECIFICATIONS

- SMD 5962-98598
- MIL-STD-883

FEATURES

- Access times of 20, 25, 35, 45 ns
- Built in decoupling capacitors for low noise operation
- Organized as 32K x 32; User configurable as 64K x 16 or 128K x 8
- Operation with single 5 volt supply
- Low power CMOS
- TTL Compatible Inputs and Outputs

OPTIONS

- Timing
- 20ns
- 25ns
- 35ns
- 45ns

MARKINGS

- 20
- 25
- 35
- 45

PACKAGING

66 lead Pin Grid Array

P

No. 801

OPTIONS

- 2V Data Retention, low power standby

MARKINGS




L

GENERAL DESCRIPTION

The Austin Semiconductor, Inc. AS7S32K32P is a 1 Mega-bit CMOS SRAM Module organized as 32Kx32-bits and user configurable to 64Kx16 or 128Kx8. The AS7S32K32 achieves high speed access, low power consumption and high reliability by employing advanced CMOS memory technology.

The military temperature grade product is suited for military applications.

The AS7S32K32 module is constructed using a 1.09 inch square ceramic pin grid array substrate. This compact layout reduces space requirements for board assembly to a minimum.



**ABSOLUTE MAXIMUM RATINGS***

Voltage of V_{CC} Supply Relative to V_{SS}.....-1V to +7V
 Storage Temperature.....-55°C to +150°C
 Short Circuit Output Current(per I/O).....50mA
 Voltage on Any Pin Relative to V_{SS}.....-1V to +7V
 Junction Temperature**.....+175°C

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.

This is a stress rating only and functional operation on the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this datasheet for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ T_A ≤ 125°C; V_{CC} = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +0.5	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-20	20	μA	
Output Leakage Current	Output(s) disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = .8mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-20	-25	-35	-45		
Power Supply Current: Operating	CE\ ≤ V _{IL} ; V _{CC} = MAX f = MAX = 1/ t RC outputs open	I _{CC}	600	560	540	520	mA	3,13
Power Supply Current: Standby	CE\ ≥ V _{IH} ; V _{CC} = MAX f = MAX = 1/ t RC outputs open	I _{SBT1}	180	160	160	160	mA	
	CE\ ≥ V _{IH} , All Other Inputs ≤ V _{IL} or ≥ V _{IH} , V _{CC} = MAX f = 0 Hz	I _{SBT2}	100	100	100	100	mA	
	CE\ ≥ V _{CC} -0.2V; V _{CC} = MAX V _{IL} ≤ V _{SS} +0.2V or V _{IH} ≥ V _{CC} -0.2V; f = 0Hz	I _{SBC1}	20	20	20	20	mA	
	"L" Version Only	I _{SBC2}	8	8	8	8	mA	

**Capacitance Table** $V_N = 0V, f = 1MHz, T_A = 25^\circ C$

Symbol	Parameter	Maximum	Units	Notes
C_{ADD}	A0-A14 Capacitance	32	pF	4
C_{OE}	OE\ Capacitance	32	pF	4
C_{WE}, C_{CE}	WE\ and CE\ Capacitance	8	pF	4
C_{IO}	I/O 0 - I/O 31 Capacitance	8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(-55°C ≤ T_A ≤ 125°C; V_{CC} = 5V ±10%)

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle											
READ cycle Time	^t RC	20		25		35		45		ns	
Address access time	^t AA		20		25		35		45	ns	
Chip Enable access time	^t ACE		20		25		35		45	ns	
Output hold from address change	^t OH	2		2		2		2		ns	
Chip Enable to output in Low-Z	^t LZCE	3		3		3		3		ns	
Chip Disable to output in High-Z	^t HZCE		9		10		12		14	ns	6,7
Chip Enable to power-up time	^t PU	0		0		0		0		ns	4
Chip disable to power-down time	^t PD		20		25		35		45	ns	4
Output Enable access time	^t AOE		8		10		12		14	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		ns	
Output disable to output in High-Z	^t HZOE		9		10		12		14	ns	6
WRITE Cycle											
WRITE cycle time	^t WC	20		25		35		45		ns	
Chip Enable to end of write	^t CW	15		17		20		22		ns	
Address valid to end of write	^t AW	15		17		20		22		ns	
Address setup time	^t AS	0		0		0		0		ns	
Address hold from end of write	^t AH	1		1		1		1		ns	
WRITE pulse width	^t WP1	15		17		20		22		ns	
Data setup time	^t DS	10		12		15		40		ns	
Data hold time	^t DH	0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		3		3		ns	7
Write Enable to output in High-Z	^t HZWE		10		12		15		15	ns	6,7



AC TEST CONDITIONS

Input pulse levels.....	VSS to 3V
Input rise and fall times.....	5ns
Input timing reference levels.....	1.5V
Output reference levels.....	1.5V
Output load.....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- All voltages referenced to VSS (GND).
- 3v for pulse width <20ns.
- ICC is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and $f = \frac{1}{t_{RC(MIN)}} \text{ Hz}$.
- This parameter is sampled.
- Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL= 5pF as in Fig. 2. Transition is measured +/- 500 mV typical from steady state voltage, allowing for actual tester RC time constant.

- At any given temperature and voltage condition, tHZCE is less than tLZCE and tHZWE is less than tLZWE.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. Chip enables and output enable are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- tRC= READ cycle time.
- Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- ICC is for 32 bit operation.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
V _{CC} for Rerention Data			V _{DR}	2		V	
Data Retention Current	CE $\setminus \geq$ V _{CC} - 0.2 V	V _{CC} = 2.0V	I _{CCDR}		1.5	mA	
	V _{IN} \geq V _{CC} - 0.2 V	V _{CC} = 3.0V	I _{CCDR}		2	mA	
Chip Deselect to Data Retention Time			t _{CDR}	0		ns	4
Operation Recovery Time			t _R	t _{RC}		ns	4,11

LOW V_{CC} DATA RETENTION WAVEFORM






READ CYCLE NO. 1^{8,9}




READ CYCLE NO. 2^{7,8,10}






WRITE CYCLE NO. 1
(Chip Enable Controlled)



WRITE CYCLE NO. 2'
(Write Enable Controlled)





MECHANICAL DEFINITION
for the AS7S32K32 Pin Grid Array

