



SRAM MODULE

AVAILABLE AS MILITARY

SPECIFICATIONS

- SMD 5962-94611
- MIL-STD-883

FEATURES

- Operation with single 5V supply
- High speed: 20, 25 and 35ns
- Built in decoupling caps for low noise
- Organized as 512Kx32, byte selectable
- Low power CMOS
- TTL Compatible Inputs and Outputs
- Theta_{JC} = 1.00°C/w
- Future offerings**
 - 3.3V Power Supply
 - 15, 17 ns Ultra High Speed

OPTIONS


- Timing
 - 20ns -20
 - 25ns -25
 - 35ns -35
- Package
 - Ceramic Quad Flatpack Q No.702
 - Pin Grid Array P No.802

MARKINGS


GENERAL DESCRIPTION

The Austin Semiconductor, Inc. AS8S512K32 is a 16 Megabit CMOS SRAM Module organized as 512Kx32 bits. The AS8S512K32 achieves high speed access, low power consumption and high reliability by employing advanced CMOS memory technology.


This military temperature grade product is ideally suited for military and space applications.



PIN ASSIGNMENT (Top View) 68 Lead CQFP



66 Lead PGA



TRUTH TABLE

MODE	OE\	CE\	WE\	I/O	POWER
Read	L	L	H	D _{OUT}	ACTIVE
Write(2)	X	L	L	D _{IN}	ACTIVE
Standby	X	H	X	High Z	STANDBY


ABSOLUTE MAXIMUM RATINGS*

Voltage of V_{CC} Supply Relative to V_{SS}.....-5V to +7V
 Storage Temperature.....-55°C to +150°C
 Short Circuit Output Current(per I/O).....20mA
 Voltage on Any Pin Relative to V_{SS}.....-5V to V_{CC}+1V
 Junction Temperature**+150°C
 Power Dissipation.....3.6 W

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
 This is a stress rating only and functional operation on the

device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this datasheet for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
 (-55 °C ≤ T_A ≤ 125 °C; V_{CC} = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (logic 1) Voltage		V _{IH}	2.2	V _{CC} + .5	V	1
Input Low (logic 1) Voltage		V _{IL}	-0.5	0.8	V	1,2
Input Leakage Current _{ADD,OE}	0V < V _{IN} < V _{CC}	I _{LI1}	-10	10	μA	
Input Leakage Current _{WE,CE}		I _{LI2}	-10	10	μA	
Output Leakage Current _{I/O}	Output(s) Disabled 0V < V _{OUT} < V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = 4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-20	-25	-35		
Power Supply Current: Operating	CE ≤ V _{IL} ; V _{CC} = MAX f = MAX = 1/ ¹ RC outputs open	I _{CC}	650	600	570	mA	3,13
Power Supply Current: Standby	CE ≤ V _{IH} ; V _{CC} = MAX f = MAX = 1/ ¹ RC outputs open	I _{SBT1}	240	190	190	mA	3,13
CMOS Standby	V _{IN} = V _{CC} - 0.2V, or V _{SS} + 0.2V V _{CC} -5.5V; f = 0Hz	I _{SBC}	80	80	80	mA	

**Capacitance** ^{Note1,2}

VIN=0V, f=MHz, TA=25 C


SYMBOL	PARAMETER	MAXIMUM	UNITS
C _{ADD}	A0 - A18 Capacitance	40	pF
C _{OE}	OE\ Capactiance	40	pF
C _{WE} , C _{CE}	WE\ and CE\ Capactiance	10	pF
C _{IO}	I/O0 - I/O 31 Capacitance	10	pF

Note:

1. This parameter is sampled.
2. 32 bit configuration.

AC TEST CONDITIONS**Test Specifications**

Input pulse levels.....VSS to 3V
Input rise and fall times.....5ns
Input timing reference levels.....1.5V
Output reference levels.....1.5V
Output load.....See Figures 1 and 2


**Notes:**V_Z is programable from -2V to +7V.I_{OL} and I_{OH} programmable from 0 to 16 mA.V_Z is typically the midpoint of V_{OH} and V_{OL}.I_{OL} and I_{OH} are adjusted to simulate a typical resistive load circuit.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(Notes 5) $(-55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; V_{CC} = 5V \pm 10\%)$


DESCRIPTION		-20		-25		-35			
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle									
READ cycle Time	^t RC	20		25		35		ns	
Address access time	^t AA		20		25		35	ns	
Chip Enable access time	^t ACE		20		25		35	ns	
Output hold from address change	^t OH	2		2		2		ns	
Chip Enable to output in Low-Z	^t LZCE	2		2		2		ns	4,6,7
Chip disable to output in High-Z	^t HZCE		9		10		12	ns	4,6,7
Output Enable access time	^t AOE		8		10		12	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		ns	4,6
Output disable to output in High-Z	^t HZOE		9		10		12	ns	4,6
WRITE Cycle									
WRITE cycle time	^t WC	20		25		35		ns	
Chip Enable to end of write	^t CW	15		17		20		ns	
Address valid to end of write	^t AW	15		17		20		ns	
Address setup time	^t AS	1		1		1		ns	
Address hold from end of write	^t AH	1		1		1		ns	
WRITE pulse width	^t WP1	15		17		20		ns	
WRITE pulse width	^t WP2	15		17		20		ns	
Data setup time	^t DS	10		12		15		ns	
Data hold time	^t DH	0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	2		2		2		ns	4,6,7
Write Enable to output in High-Z	^t HZWE		10		12		15	ns	4,6,7





READ CYCLE NO. 1



READ CYCLE NO. 2




**WRITE CYCLE NO. 1**
(Chip Enable Controlled)**WRITE CYCLE NO. 2**
(Write Enable Controlled)

**NOTES**


1. All voltages referenced to V_{SS} (GND).
2. -2V for pulse width <20ns.
3. I_{CC} is dependent on output loading and cycle rates.
The specified value applies with the outputs unloaded, and $f = \frac{1}{t_{RC(MIN)}} \text{ Hz}$.
4. This parameter guaranteed but not tested.
5. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
6. t_{HZCE} , t_{HZOE} and t_{HZWE} are specified with $C_L = 5\text{pF}$ as in Fig. 2. Transition is measured $\pm 200 \text{ mV}$ typical from steady state voltage, allowing for actual tester RC time constant.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} and t_{HZWE} is less than t_{LZWE} .
8. WE is HIGH for READ cycle.
9. Device is continuously selected. Chip enables and output enable are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. t_{RC} = READ cycle time.
12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
13. I_{CC} is for 32 bit mode.

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
V_{CC} for Retention Data		V_{DR}	2		V	
Data Retention Current	$CE \geq V_{CC} - 0.2 \text{ V}$ $V_{CC} = 2.0\text{V}$	I_{CCDR}		20	mA	
	$V_{IN} \geq V_{CC} - 0.2 \text{ V}$ $V_{CC} = 3.0\text{V}$	I_{CCDR}		28	mA	
Chip Deselect to Data		t_{CDR}	0		ns	4
Retention Time						
Operation Recovery Time		t_R	t_{RC}		ns	4,11

LOW V_{CC} DATA RETENTION WAVEFORM



MECHANICAL DEFINITION
for the AS8S512K32Q Ceramic Quad Flat Pack





MECHANICAL DEFINITION
for the AS8S512K32P Pin Grid Array

