



PCM51JG DESIGNED FOR AUDIO

039092

16-Bit D/A Conscriber DIGITAL-TO-ANALOG CONVERTER


FEATURES

- 16-BIT RESOLUTION
- 350nsec SETTLING TIME, typ [I Model]
- 5µsec SETTLING TIME, typ (V Model)
- 0.006% OF FSR MAX DIFFERENTIAL LINEARITY ERROR (0.0025% typ)
- 0.0025% THO (FS Input, 16 Bits), typ
- 0.012% THD (-15dB, 16 Bits), typ
- 96dB DYNAMIC RANGE
- FIAJ STC-007 COMPATIBLE
- PIN COMPATIBLE DAC71 & PCM50
- LOW COST

DESCRIPTION

The PCM51 is designed for PCM audio applications and is compatible with EIAJ STC-007 specifications. The PCM51 may be operated as either a 16-bit or a 14-bit converter. It features wide dynamic range, low differential linearity error, low distortion, and has a very-fast settling time.

The PCM5! contains an internal voltage reference. It uses state-of-the-art IC and laser-trimmed thin-film components. The converter combines high quality and high performance with low cost.




SPECIFICATIONS

ELECTRICAL

MODEL		PCM51JC		
	MIN	TYP	MAX	UNITS
INPUT			• •	
DIGITAL INPUT	1	T	Τ-	T
Resolution	1	1 16	J	Bits
Dynamic Range		96	1	dB
Logic Levels TTL-Compatible (1)			1	1
Logic "1" at +40μA	+2.4	1	+5.5	VDC
Logic "0" at -1.6mA	lo	1	+0.4	VDC
TRANSFER CHARACTERISTICS		-	1	<u> </u>
Gain Error	1	±0.1	±0.5	%
Bipolar Zero Error(2)	ì	±10	±100	mV
Differential Linearity Error	ļ.		2,00	""
at Bipolar Zero	i .	0.0025	0.006	% of FSR(3)
TOTAL HARMONIC DISTORTION(4)		0.0020	1 5.555	7001101111
Vo = ±FS at f = 400Hz	!	1		
14-Bit Resolution	1	0.004	i	%
16-Bit Resolution	1	0.0025	0.005	%
Vo = -15dB at f = 400Hz	I	0.0023	0.003	70
14-Bit Resolution	1	0.023	0.06	%
16-Bit Resolution		0.012	0.04	%
Vo = -20dB at f = 400Hz	ĺ	1	5.04] "
14-Bit Resolution	ĺ	0.04		1 %
16-Bit Resolution	ı	0.025	1	%
Vo = -60dB at f = 400Hz	l		1	1
14-Bit Resolution	Ī	4.2	i	%
16-Bit Resolution		1.9	l	%
DRIFT Over Specified Temperature Range		· · · · ·		
Total Bipolar Drift includes gain,	l		1	l
offset, and linearity drift		±25	+50	ppm of FSR/°C
SETTLING TIME : To ±0.006% of FSR	 			ppin or i site c
Voltage Model, PCM51JG-V	l			
Output: 20V Step	l	5	1	
1LSB Step(5)	l	3	İ	μsec
Slew Rate		20	i	μsec V/μsec
Current Model, PCM51JG-I		20		V/μsec
Output: 1mA Step		F		
10Ω to 100Ω load	l	350		risec
1kΩ Load(6)	1	350		nsec
WARM-UP TIME	1	330		
	<u> </u>	L	L	Min
OUTPUT				
ANALOG OUTPUT				
Voltage Model, PCM51JG-V				
Ranges		+10		٧
· · · · · · · · · · · · · · · · · · ·		±5(7)		V
Output Current		±5		m A
Output Impedance DC		0.1		Ω
Short-Circuit Duration	Indefi	nite To Co	mmon	
Current Model, PCM51JG-I				
Range		±1		mA
Output Impedance		3		kΩ
POWER SUPPLY				
SENSITIVITY				
-15VDC		+0.02		% of FSR/% Vs
+15VDC		±0.002		% of FSR/% Vs
POWER SUPPLY REQUIRMENTS				
Voltage, Vs	- 14.5.	±15	±15.5	VDC
Supply Drain, ±15VDC no load		::25		mA
-15VDC		-40		mA.
TEMPERATURE RANGE		· · ·		
Specification	Ō.		. 70	
Operating derated specs	-25		+70 +85	°C
Storage	-55	I	+85	°C


MECHANICAL



NOTES

- 1. Adding external CMOS hex buffers CD4009A will provide 15VDC CMOS input compatibility. The percent change in output: Vo as logic 0 varies from 0.0V to +0.4V and logic 1 changes from +2.4V to +5.0V on all inputs is less than 0.006% of FSR
- 2. Adjustable to zero with external trim potentiometer
- 3. FSR means Full Scale Range and is 20V for $\pm 10V$ range and 10V for ±5V range
- 4. The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit. A block diagram of a
- measurement circuit is shown in Figure 3. Burr-Brown calculates THD from the measured linearity errors using equation $\cdot 2^-$ in the section on "Total Harmonic Distortion", and specifies that the maximum THD measured with the circuit shown in Figure 3 will be less than the limits indicated
- 5. LSB is for 14-bit resolution
- 6. Measured with an active clamp, as shown in Figure 10, to provide a low impedance for approximately 200nsec
- 7. Connect pin 24 to pin 17 to obtain ±5V range

CONNECTION DIAGRAM



THEORY OF OPERATION

The accuracy of a D/A converter is described by the transfer function shown in Figure 1. The errors in the D/A converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Offset or Bipolar zero errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the minus full scale point (all bits Off), and Offset drift shifts the line left or right over the operating temperature range. Most of the offset and gain drift with temperature or time is due to the drift of the internal reference zener diode. The converter is designed so that




FIGURE 1. Input vs Output for an Ideal Bipolar D/A Converter.

PIN ASSIGNMENTS

Pin		Pin	
No.	PCM51JG-I	No.	PCM51JG-V
1	Bit 1 MSB	1	Bit 1 :MSB
2	Bit 2	2	Bit 2
3	Bit 3	3	Bit 3
4	Bit 4	4	Bit 4
5	Bit 5	5	Bit 5
6	Bit 6	6	Bit 6
7	Bit 7	7	Bit 7
8	Bit 8	8	Bit 8
9	Bit 9	9	Bit 9
10	Bit 10	10	Bit 10
11	Bit 11	11	9it 11
12	Bit 12	12	Bit 12
13	Bit 13	13	Bit 13
14	Bit 14	14	Bit 14
15	Bit 15	15	Bit 15
16	Bit 16 LSB	16	Bit 16 - LSB
17	±10V RANGE SELECT	17	AUDIO OUT
18	TEST POINT	18	TEST POINT
19	-15VDC	19	-15VDC
20	COMMON	20	COMMON
21	lout	21	SUMMING JUNCTION
22	TEST POINT	22	TEST POINT
23	+15VDC	23	+15VDC
24	±5V RANGE SELECT	24	±5V RANGE SELECT

these drifts are in opposite directions. This way the bipolar zero voltage is virtually unaffected by variations in the reference voltage. Total Harmonic Distortion (THD) is useful in audio applications and is a measure of the magnitude and distribution of the Linearity Error. Differential Linearity Error, and Noise, as well as Quantization Error. To be useful, THD should be specified for both high level and low level input signals. This error is unadjustable and is the most meaningful indicator of D. A converter accuracy for audio applications. The resolution of a D A converter can be expressed in terms of Dynamic Range. The Dynamic Range is a measure of the ratio of the smallest signals the converter can produce to the full scale range and is usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately 6 x n. where n is the number of bits of resolution, or 96dB for a 16-bit converter. The actual or useful dynamic range is limited by noise and linearity errors and is therefore somewhat less than the theoretical limit.

DIGITAL INPUT CODES

The PCM51 accepts complementary digital input codes in binary format. It may be connected by the user for TABLE I. Digital Input Codes.

DIGITAL INPUT CODES					
	•	сов	стс•		
ŀ	MSB LSB	Complementary	Complementary		
	1 1	Offset Binary	Two's Complement		
All bits ON	0000000	+Full Scale	-1LSB		
Mid Scale	0111111	Zero	-Full Scale		
All bits OFF	1111111	-Full Scale	Zero		
'	1000000	-1LSB	+Full Scale		

*A TTL inverter must be connected between the MSB input signal and bit 1 pin 1 to obtain CTC input code.

either complementary offset binary (COB) or complementary two's complement (CTC) codes. See Table I.

DISCUSSION OF SPECIFICATIONS

The PCM51 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for a D A converter in audio applications are total harmonic distortion, differential linearity error, bipolar zero error, parameter shifts with time and temperature, and settling-time effects on accuracy. This DAC is factory-trimmed and tested for all critical key specifications.

BIPOLAR ZERO ERROR

Initial bipolar zero error (Bit 1 "ON" and all other bits "OFF") is factory-trimmed to typically ±10mV (±100mV maximum) at +25°C. This error may be trimmed to zero by connecting the external trim potentiometer shown in Figure 6.

DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from an ideal 1LSB change from one adjacent output state to the next. DLE is important in audio applications because excessive DLE at bipolar zero (at the "major carry") can result in audible crossover distortion for low level output signals. Initial DLE on the PCM51 is factory-trimmed to typically ±0.0025% of FSR (±0.006% of FSR, maximum).

STABILITY WITH TIME AND TEMPERATURE

The parameters of a D/A converter designed for audio applications should be stable over a relatively wide temperature range and over long periods of time to avoid undesirable periodic readjustment. The most important parameters are Bipolar Zero Error, Differential Linearity Error, and Total Harmonic Distortion. Most of the offset and gain drift with temperature or time is due to the drift of the internal reference zener diode. The PCM51 is designed so that these drifts are in opposite directions so that the bipolar zero voltage is virtually unaffected by variations in the reference voltage. Both DLE and THD are dependent upon the matching and tracking of resistor ratios and upon the matching and tracking of V_{BE} and h_{FT} of the current-source transistors. The PCM51 was designed so that any absolute shift in these components has virtually no effect on DLE or THD. The resistors are made of identical links of ultra-stable nichrome thin-film. The current density in these resistors is very-low to further enhance their stability.

POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. The PCM51 power supply sensitivity is specified for ±0.02% of FSR % Vs. for -15VDC supplies and ±0.002% of FSR % Vs. for +15VDC supplies. Normally, regulated power supplies with 1% or less ripple are recommended for use with this DAC. See also Power Supply Connections paragraph in the Installation and Operating Instructions section.

SETTLING TIME (PCM51JG-V)

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 2)

Settling times are specified to $\pm 0.006\%$ of FSR; one for maximum full scale range changes of 20V and one for a 1LSB change. The 1LSB change is measured at the major carry (0111...11 to 1000...00), the point at which the worst-case settling time occurs.

SETTLING TIME (PCM51JG-I)

Two settling times are specified to a $\pm 0.006\%$ of FSR. Each is given for current model connected with two different resistive loads: 10Ω to 200Ω and 1000Ω . Current-output model settling time is particularly important if the PCM51JG-1 is going to be used to build a successive-approximation A. D converter. See Figure 11.




FIGURE 2. Full Scale Range Settling Time vs Accuracy.

TOTAL HARMONIC DISTORTION

The Total Harmonic Distortion (THD) is defined as the ratio of the square root of the sum of the squares of the value of the rms harmonics to the value of the rms fundamental and is expressed in percent or dB. A block diagram of the test circuit used to measure the THD of the PCM51 is shown in Figure 3. A timing diagram for the control logic is shown in Figure 4. The digital input code stored in the PROM as well as the output obtained from an ideal PCM51, the value of an ideal sine wave, and the inherent quantization error are given in Tables III and IV. If we assume that the error due to the test circuit is negligible, then the rms value of the PCM51 error referred to the input can be shown to be

$$\epsilon_{\text{rms}} = \sqrt{1 \cdot N \cdot \sum_{i=1}^{N} \left[E_{L}(i) + E_{Q}(i) \right]^{2}}$$
 (1)

where N is the number of samples, $E_1(i)$ is the linearity error of the PCM51 at each sampling point, and $E_0(i)$ is the quantization error at each sampling point. The THD can then be expressed as

THD =
$$\epsilon_{\text{rms}/\epsilon} E_{\text{rms}} = \frac{\sqrt{1 \cdot N \sum_{i=1}^{\infty} [E_{L}(i) + E_{Q}(i)]^{2}}}{E_{\text{rms}}} \times 100^{\circ} i$$

This expression indicates that, in general, there is a correlation between the THD and the square root of the




FIGURE 3. Block Diagram of Distortion Test Circuit.




FIGURE 4. Control Logic Timing for PCM51
Distortion Test Circuit.




FIGURE 5. Total Harmonic Distortion (THD) vs Vota.

sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the D. A is directly correlated to the THD.

For the PCM51 the test period was chosen to be $22.7\mu sec$ (44.056kHz) which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is 400Hz and the amplitude of the input signal is -15dB down from full scale.

Figure 5 shows the typical THD as a function of output voltage.

INSTALLATION AND OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors $(1\mu F)$ tantalum or electrolytic recommended) should be located close to the PCM51.

EXTERNAL BIPOLAR ZERO ADJUST (OPTIONAL)

In some applications the bipolar zero error may require adjustment. This error may be adjusted to zero by installing an external potentiometer as shown in Figure 6.




FIGURE 6. Optional External Bipolar Zero Adjust.

The TCR of the potentiometer should be 100ppm °C or less. The $1.5 M\Omega$ resistor (20% carbon or better) should be located close to the PCM51 to prevent noise pickup. Refer to Figure 7 for the relationship of bipolar zero adjust on the D-A converter transfer function.




FIGURE 7. Affect of Offset Adjustment on a Bipolar D: A Converter Transfer Function.

ADJUSTMENT PROCEDURE

Apply the digital input code that should produce zero volts output (bit 1 or MSB "ON" and all other bits "OFF"). Adjust the offset potentiometer until zero volts is obtained.

Table II shows the ideal plus and minus full scale voltages and LSB values for both 14- and 16-bit resolution and $\pm 10V$, $\pm 5V$, and $\pm 1mA$ output ranges.

TABLE II. Digital Input and Analog Output

	OUTPUT CODE					
	AOF.	TAGE	CURI	RENT		
DIGITAL INPUT CODE	16-Bit	14-Bit	16-Bit	14-Bit		
	Resolution	Resolution	Resolution	Resolution		
Complementary Bipolar Offset Binary COB ±10V or ±1mA One LSB All Bits On :00.00 All Bits Off:1111: ±5V or ±1mA One LSB All Bits On :00.00 All Bits Off:1111:	+305µV	+1.22mV	0.031µA	0.122µA		
	+9.99999V	+9.99878V	-0.99997mA	-0.99988mA		
	-10.0000V	-10.0000V	+1.0000mA	+1.0000mA		
	+152µV	+610µV	0.031µA	0.122µA		
	+4.99948V	+4.99839V	-0.99997mA	-0.99988mA		
	-5.0000V	-5.0000V	+1.0000mA	+1.0000mA		

*Connect pin 24 to pin 17 to obtain ±5V Range

INSTALLATION CONSIDERATIONS

If 16-bit resolution is not required, bit 15 (pin 15) and bit 16 (pin 16) should be connected to $\pm 5VDC$ through a $1k\Omega$ resistor.

Figure 8 shows the connection diagram for a PCM51. Lead and contact resistances are represented by R_1 through R_3 . As long as the load resistance (R_L) is constant, R_1 simply introduces a gain error. R_2 is part of R_L if the output voltage is sensed at Common (pin 20) and therefore introduces no error. If R_L is variable, then R_1 should be less than $R_{L\min}/2^{16}$ to reduce voltage drops due to wiring to less than 1LSB. For example, if $R_{L\min}$ is $5k\Omega$, then R_1 should be less than 0.08 Ω . R_1 should be located as close as possible to the PCM51 for optimum performance.




FIGURE 8. Output Circuit for PCM51JG-V.

The PCM51 and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key word in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

See Figure 9 for the connection diagram of a PCM51JG-I current-to-voltage converter. R₁ through R₄ represent lead and contact resistances.




FIGURE 9. Preferred External Op Amp Configuration for PCM51JG-I

APPLICATIONS

A single PCM51 can be used for both the left and right channel as shown in Figure 10. Note that a Sample. Hold is not required.




FIGURE 11. A D Converter Using PCM51JG-1.

Table III shows the hex code loaded into the PROM's of the Distortion Test Circuit, Figure 3, for 14-bit values and Table IV shows the hex code for 16-bit values. Values

TABLE III. Hex Code for 14-Bit Values (-15dB Output in 20V Full Scale Range).

CODE	CDDE	IDEAL DAC . OUT VOIS	IDEAL SINE VALUE Volto	CHANTIZING ERROR VORM
1	TEFF	9.000000	0.000000	0.000000
2	7E83	.101318	.101520	.000201
3	7067	. 202637	. 202709	. 888872
4	701F	. 382734	. 303236	. 080502
5	7AB7	482832	.402775	000057
6	7997	. 598488	. 500999	.000511
7	7857	.598145	, 597590	000555
8	7723	.692139	.692231	.000092
9	75F3	.784912	.784614	000298
10	74CF	.874023	.874439	.000415
F 1	23RF	,961914	.961410	000504
12	729F	1.044922	1.045246	.000325
13	7197	1.125488	1.125673	.000185
14	7098	1.202393	1.202428	. 888835
15	6FAB	1.275635	1.275261	000374
1.6	6ECB	1.343394	1.343934	000060
1.7	6DF7	1.488691	1.408223	800469
18	6D33	1.468506	1.467920	888586
19	6C7F	1.523438	1.522828	000610
26	6BBF	1.572266	1.572769	.000503
21	6B4B	1.617432	1.617588	. 889148
2.2	6AC7	1,657715	1.6571:5	000600
23	6 85 B	1.698674	1.691244	.000570
24	69FB	1.719971	1.719857	000113
25	69AF	1.743164	1.742861	~.000303
26	6977	1.769254	1.760179	000075
2.7	6953	1.771248	1.771756	. 000516
28	693F	1.777344	1.777554	.000210
29	693F	1.777344	1.777554	.000210
30	6953	1.771240	1.771756	.000516
31	6977	1.760254	1.760179	888875
3.2	69AF	1.743164	1.742861	000303
33	69FB	1.719971	1.719857	000113
34	685B	1.698674	1.691244	.000570
35	6AC7	1.657715	1.657115	000688
36	€848	1.617432	1.617580	.000148
2.7	GRDE	1 572266	1.572769	.000503

::00E#	HEX	IDEAL DAC	VALUE VONS	QUANTIZING ERROR (Vers
38	607F	1.523438	1.522828	000618
39	6033	1.468586	1.467928	000586
40	6BF 7	1.408691	1.400223	000468
41	6ECB	1.343994	1.343934	000060
42	6FAB	1.275635	1.275261	000374
43	7093	1.202393	1.202428	.000035
44	7197	1.125488	1.125673	.000165
45	729F	1.044922	1.045246	.000325
4 t	73 AF	.961914	.961410	000504
47	74CF	.874923	. 874439	.000415
48	75F3	.784912	.784614	000298
49	7723	.692139	69223:	.000092
50	7857	.598145	.597590	000555
51	7997	.500498	.500999	.000511
52	7AB7	. 402832	.482775	000057
53	701F	. 302734	. 303236	.000502
54	7067	. 202637	.202709	.000072
55	7EB3	.101318	. 101520	.000201
56	7FFF	0.000000	0.000000	0.000000
57	8148	101318	181528	000201
58	8297	202637	282789	
59	83DF	302734	303236	
60	8527	402832	482775	
61	8667	500488		
62	8787	598145	597590	
63	8818	692139	69223.	
64	8808	784912	784614	.000298
65	8B2F	874923	874439	
66	8C4F	961914	961410	
67	8 D 5 F	-1.844922	-1.045246	
68	8E67	-1.125488	-1.125673	
69	8F63	-1.262393	-1.202428	
. 79	9053	-1.275635	-1.275261	
71	9133	-1.343994	-1.343934	
7.2	9287	-1.488691	-1.408223	
713	92CB	-1.468506	-1.467928	.000586
7.4	937F	-1.523438	-1.522828	.000610

г		HEK	IDEAL DAC	IDEAL SINE	QUANTIZING
П	CODE#	CODE	OUT VOITS	VALUE VOIS	ERROR VIII
г	: 5	941F	-1.572266	-1.572769	000503
1	- 6	9483	-1.617432	-1.617589	000148
1	177	9537	-1.657715	-1.657115	. 999689
1	tre l	95A3	-1.698674	-1.691244	000570
1	79	9683	-1.719971	-1.719857	.000113
1	80	964F	-1,743164	-1.742861	. 006303
1	8:1	9687	-1.760254	-1.760179	.000075
1	82	96AB	-1.771248	-1.771756	000516
П	8.3	96BF	-1.777344	-1.777554	088210
Į.	84	96BF	-1.777344	~1.777554	998218
П	8.5	96AB	-1.771248	-1.771756	000516
1	86	9687	-1.768254	-1.760179	.000075
ı	87	964F	-1.743164	-1.742861	. 000303
1	6.8	9603	-1.719971	-1.719857	.000113
1	8.9	95A3	-1.690674	-1.691244	000570
1	910	9537	-1.657715	-1.6571:5	.000600
1	9.1	9483	-1.617432	-1.617580	000148
Т	9.2	941F	-1.572266	-1.572769	000503
Į	93	937F	-1.523438	-1.522828	. 888618
1	9.4	92CB	-1.468506	-1.467920	.000586
1	95	9287	-1.408691	-1.408223	.868468
1	96	9133	-1.343994	-1.343934	. 000060
П	97	9953	-1.275635	-1.275261	.000374
1	-18	8F63	-1.202393	-1.202428	000035
1		8E 67	-1.125488	-1.125673	866185
-1	100	805F	-1.044922	-1.045246	008325
	101	804F	961914	961410	.000504
	102	8B2F	874023	-,874439	000415
н	193	SABB	784912	784614	.800298
1	104	8871	692139	692231	000092
١	195	87A7	598145	597590	.000555
П	186	8667	500438	500999	.000511
1	107	8527	402832	402775	
1	198	83DF	302734	303236	000072
1	189	8297	202637	202709	000071
-	110	514B	101318	181520	1 686261
-		!	!		



TABLE IV. Hex Code for 16-Bit Values (-15dB Output in 20V Full Scale Range).

	CODE	CODE	DEAL DAC	VALUE YORK	QUANTIZING ERROR YORK
	1	7FFF	0.000000	0.000000	0.000000
	2	7EB2	.101624	.101520	000104
	3	7067	.202637	. 202709	.000072
	4	7C LD	.303345	.383236	008109
	5	7807	.402832	.482775	000057
	6	7995	.501099	.500999	000099
	7	7859	.597534	.59759€	.000056
	8	7723	.692139	.69223:	1.898992
	,	75F4	.784607	.784614	.000007
	10	746E	.874329	.874439	.000110
	- 11	73 B 1	.961304	.961410	.008107
	12	729E	1.045227	1.845246	.000019
	13	7196	1.125793	1.125673	000120
	14	709B	1.202393	1.292428	.000035
	15	6FRC	1,275330	1.275261	000069
-	16	SECB	1.343994	1.343934	000060
	17	€DF9	1.408081	1.408223	.000142
	13	6D35	1.467896	1.467920	.000024
	1.9	6081	1.522827	1.522828	.000001
	3.0	6BDD	1.572876	1.572769	000107
	- 4	6B4B	1.617432	1.617588	.000148
	1.2	6AC9	1.657104	1.657115	.000010
	2.3	6659	1.691284	1.691244	888848
	2.4	69FB	1.719971	1.719857	000113
	2.5	6980	1.742859	1.742861	.000002
	. 6	6977	1.760254	1.760179	000075
		6951	1,771951	1.771756	000094
	. 3	693E	1.777649	1.777554	000095
	2.9	693E	1.777649	1.777554	000895
	1.0	6951	1.771851	1,771756	000094
	1.1	6977	1.769254	1.760179	000075
	- 2	6988	1.742859	1.742861	.000002
	1.3	69FB	1.719971	1.719857	000113
	1.4	6A59	1.691284	1.691244	000040
	5	6AC 9	1.657104	1.657115	.000010
	6	€848	1.617432	1.617588	.000148
		6800	1.572876	1.572769	000107

Į.	·	-	17401 101	
. 8	6081	1.522827	1.522828	. 000001
3.9	6D35	1.467396	1.467920	.000024
40	6DF9	1.408081	1.498223	.000142
41	6ECB	1.343994	1.343934	000060
4.	6FAC	1.275336	1.275261	000069
43	769B	1.202393	1.282428	. 000035
44	7196	1.125793	1,125673	000120
45	729E	1.045227	1.045246	.098819
46	7381	.961384	.961410	.000107
4	74CE	.874329	.874439	.000110
48	75F4	.784607	.784614	.000007
49	7723	.692139	.69223:	.000092
5.8	7859	.597534	.597590	.000056
5-1	7995	.501099	.500999	800099
5.4	7897	.402832	.402775	000057
•.3	7010	.303345	.303236	~.000109
5.4	7067	.202637	.202789	.000072
5.5	7EB2	.101624	.101520	000104
5.6	7FFF	0.000000	0.000000	6.888886
5.7	814C	101624	101526	. 998184
5.8	8297	202637	202789	000072
5.9	83E1	303345	303236	.080109
t B	8527	492832	402775	. 988857
+.1	8669	501099	500999	. 000099
6.2	87A5	597534	597596	000056
4.3	8818	692139	692231	000092
6.4	BAGR	784687	784614	000007
6.5	8936	874329	B74439	000110
6.6	8C4D	961384	961418	000107
€.7	8D60	-1.045227	-1.045246	000019
6.8	8E68	-1.125793	-1.125673	.008120
6.9	BF 63	-1.202393	-1.202428	000035
.79	9852	-1.275339	-1.275261	. 000069
7.1	9133	-1.343994	-1.343934	.000060
72	9285	-1.408081	-1.498223	000142
7.3	9209	-1.467896	-1.467928	~.000024
7.4	937D	-1.522827	-1.522828	000001
	4		1	

.,000.	COD:	OUT VINS	JA. JE VUIIS	ENHOR A
: 5	9421	-1.572876	-1.572769	.000107
16	9483	-1.617432	-1.617580	000148
1.7	9535	-1.657104	-1.657115	000010
1.9	95A5	-1.691284	-1.691244	.000040
7.9	9683	-1.719971	-1.719857	.000113
8.0	964E	-1.742859	-1.7428€1	000002
81	9687	-1.760254	-1.760179	.000075
82	96AD	-1.771851	-1.771756	.000094
8:3	9600	-1.777649	-1.777554	. 000095
84	9600	-1.777649	-1.777554	.000095
85	96AD	-1.771851	-1.771756	. 800094
€ €	9687	-1.760254	-1.760179	.000075
4 T	964E	-1.742359	-1.742861	000002
7.9	9603	-1.719971	-1,719857	.000113
5.9	95A5	-1.691284	-1.691244	.000040
9.8	9535	-1.657104	-1.657115	000010
::1	94B3	-1.617432	-1.617580	000148
9.2	9421	-1.572876	-1.572769	.000107
9/3	9370	-1.522927	-1.522878	000001
9.4	9209	~1.467396	-1.467920	000024
· · · · ·	9205	-1.408061	-1.408223	000142
99€	9133	-1.343994	-1.343934	.000060
9.7	9052	-1.275330	-1.275261	. 200069
9.8	8F63	-1.202393	-1.202428	000035
	8E68	-1.125793	-1.125673	.000120
100	6069	-1.045227	-1.045246	000019
101	8(4D	961304	961410	000107
1.02	8830	874329	874439	000110
103	888A	784607	784614	000007
104	SSDB	692139	69223:	000092
105	67A5	597534	597590	000056
186	8669	501099	500994	.000099
107	8527	402832	-,402775	.000057
108	83€1	303345	303236	.890109
1.09	8297	202637	202709	000072
110	9140	101624	+.101520	.000104
	1	Į.	ļ .	[.