


## CPL20 (CPL16L8, CPL16R4, CPL16R6 and CPL16R8)

## CMOS Programmable Logic Array 20-Pin Series


### FEATURES/BENEFITS

- High-speed CMOS equivalent to Bipolar PAL devices
- CMOS UV-erasable EPROM cell to allow reprogrammability
- Low power (35mA Max. I<sub>CC</sub>) and standard (70mA Max. I<sub>CC</sub>) versions
- Four speed grades (t<sub>PD</sub> = 15ns Max, t<sub>PD</sub> = 20ns Max, t<sub>PD</sub> = 25ns Max, and t<sub>PD</sub> = 35ns Max)
- Available over both commercial and industrial temperature ranges
- >2000V ESD input and output protection
- 100% functional and AC tested
- 100% programming tested
- Programmable security bit to prevent pattern duplication
- Register Preload for register configuration
- Programmable three-state outputs

### LOGIC SYMBOLS AND PINOUTS



### DIP PACKAGES



### PLCC PACKAGES

---

## **DESCRIPTION (Continued)**

The CPL devices are manufactured using a 1.2 micron EPROM technology which offers low power dissipation (45/70 mA maximum  $I_{CC}$ ) combined with high performance (15ns maximum propagation delay). Because the CPL devices are erasable, they can be thoroughly tested for programming, functional and AC integrity, resulting in high-reliability and 100% programming yields.

The CPL20 devices are housed in 20-pin plastic DIP, PLCC, and windowed CERDIP packages. The windowed CERDIP package allows the user to erase the CPL device using UV light, and later to reprogram it with a different pattern. The plastic DIP and PLCC devices are one-time-programmable (OTP) and may not be erased.

### ***Register Preload***

The register preload feature of the CPL20 Series allows output pins to be loaded with arbitrary states, making functional testing easier than ever.

### ***Security Bit***

All CPL20 devices feature a security bit. The security bit allows the user to protect his/her design against unauthorized duplication. When the security bit is set, the contents of the programmable-cell array may not be accessed in Read or Verify modes. Since the CPL devices do not have visible fuses, they offer enhanced security over what is available in bipolar PAL devices.

### ***Test Array***

Another feature of the devices in the CPL20 Series is the on-chip test array. It is programmed for final functional and AC testing of the devices after they have been packaged (even if the security bits have been programmed). In the normal operation of the device, the test arrays are not accessed. In the test mode of operation, only the input terms in the shaded portion of the functional block diagram are accessed. The test array facilitates high-reliability as well as simple and short testing.

### ***ERASURE (windowed-CERDIP only)***

The CPL devices will erase by light at wavelengths of under 4000 Angstroms. The window must be covered by an opaque label to prevent erasure by exposure to sunlight or fluorescent lighting.

Recommended dose of ultraviolet light for erasure:

Wavelength of 2537 Angstroms  
(minimum dose -- 25 Wsec/cm<sup>2</sup>)

If an ultraviolet lamp with a 12mW/cm<sup>2</sup> power rating is used, 30 to 35 minutes of erasure time will suffice. The lamp must be closer than 1 inch from the window to guarantee optimal erasing conditions. Exposure to high intensity UV light for an extended period of time may cause permanent damage to the CPL devices. The maximum dosage recommended is 7250 Wsec/cm<sup>2</sup>.

---

**CPL20 ABSOLUTE MAXIMUM RATINGS** (Note 1)

Parameter	Symbol	Rating	Unit
Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
DC Input Voltage	V <sub>IN</sub> ( $ I_{IN}  \leq 20\text{mA}$ )	-3.0 to +7.0	V
Off-State DC Output Voltage	V <sub>O</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
DC Programming Voltage		14.0	V
Storage Temperature	T <sub>STG</sub>	-65 to +150	°C
Power Dissipation per Package	P <sub>D</sub> (Note 2)	500	mW

**Note 1:** Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only, and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

**Note 2:** Power dissipation temperature derating:

Plastic Package (N): -12mW/°C from 65°C to 85°C

Ceramic Package (J): -12mW/°C from 100°C to 125°C

**RECOMMENDED OPERATING CONDITIONS** For CPL20-20, -25, and -35

Parameter	Symbol	Rating	Unit
Supply Voltage	V <sub>CC</sub>	4.5 to 5.5	V
DC Input and Output (Off-State) Voltages	V <sub>IN</sub> , V <sub>O</sub> (Note 3)	0 to V <sub>CC</sub>	V
Operating Temperature Range, Commercial	T <sub>A</sub>	0 to +70	°C
Operating Temperature Range, Industrial	T <sub>A</sub>	-40 to +105	°C

**RECOMMENDED OPERATING CONDITIONS** For CPL20-15 (Preliminary)

Parameter	Symbol	Rating	Unit
Supply Voltage	V <sub>CC</sub>	4.75 to 5.25	V
DC Input and Output (Off-State) Voltages	V <sub>IN</sub> , V <sub>O</sub> (Note 3)	0 to V <sub>CC</sub>	V
Operating Temperature Range, Commercial	T <sub>A</sub>	0 to +70	°C
Operating Temperature Range, Industrial	T <sub>A</sub>	-40 to +105	°C

**Note 3:** Unused inputs must always be tied to an appropriate logic voltage level (either V<sub>CC</sub> or GND).

## CPL20 DC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions

Parameter	Symbol	Test Conditions	Min	Max	Unit
Low Level Input Voltage	V <sub>IL</sub>			0.8	V
High Level Input Voltage	V <sub>IH</sub>		2.0		V
Input Current	I <sub>IN</sub>	0 < V <sub>IN</sub> < V <sub>CC</sub>	-10	10	μA
Low Level Output Voltage	V <sub>OL</sub>	V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 24mA	0.5	V
High Level Output Voltage	V <sub>OH</sub>	V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3.2mA	2.4	V
Off-State Output Leakage Current	I <sub>OZL</sub>	V <sub>CC</sub> = Max, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	V <sub>O</sub> = 0.4V	-100	μA
	I <sub>OZH</sub>		V <sub>O</sub> = 2.4V	100	
Power Supply Current	I <sub>CC</sub>	All inputs = GND V <sub>CC</sub> = Max I <sub>OUT</sub> = 0mA	"L" STD "L-15"	35 70 45	mA mA mA

**Note 4:** These are absolute values with respect to device ground. The applied voltage plus overshoots due to system and/or tester noise must not exceed these worst-case values.

## CPL20 AC ELECTRICAL CHARACTERISTICS

Over Recommended Operating Conditions (Note 5)

Parameter	Symbol	Commercial (0 to +70°C)						Industrial (-40 to +105°C)						Unit
		-15°	-20	-25	-35	-15°	-20	-25	-35	-15°	-20	-25	-35	
Input or Feedback to Non-Registered Output, 16R6, 16R4, 16L8	t <sub>PD</sub>		15	20	25	35	15	20	25	35	25	35	ns	
Clock to Registered Output or Feedback, 16R8, 16R6, 16R4	t <sub>CO</sub>		12	15	15	25	12	15	15	25	15	25	ns	
Pin 11 to Output Enabled, 16R8, 16R6, 16R4	t <sub>PZX11</sub>		12	15	20	25	12	15	20	25	15	25	ns	
Pin 11 to Output Disabled, 16R8, 16R6, 16R4	t <sub>PXZ11</sub>		12	15	20	25	12	15	20	25	15	25	ns	
Input to Output Enabled, 16R6, 16R4, 16L8	t <sub>PZX</sub>		15	20	25	35	15	20	25	35	25	35	ns	
Input to Output Disabled, 16R6, 16R4, 16L8	t <sub>PXZ</sub>		15	20	25	35	15	20	25	35	25	35	ns	
Setup Time from Input or Feedback to Clock, 16R8, 16R6, 16R4	t <sub>SU</sub>	12	15	20	30	12	15	20	30	12	15	20	ns	
Hold Time, 16R8, 16R6, 16R4	t <sub>H</sub>	0	0	0	0	0	0	0	0	0	0	0	ns	
Clock Width (High or Low)	t <sub>W</sub>	10	15	15	20	10	15	15	20	10	15	20	ns	
Clock Period	t <sub>P</sub>	24	30	35	55	24	30	35	55	24	30	35	ns	
Maximum Frequency	f <sub>MAX</sub>	41.6	33.3	28.5	18	41.6	33.3	28.5	18	41.6	33.3	28.5	MHz	


\* Preliminary

**Note 5:** Input rise and fall times (10% to 90% of V<sub>CC</sub>): t<sub>r</sub> = t<sub>f</sub> ≤ 6ns.

---

---

**AC Test Circuit**



(NOTES 6, 7, 8)

**Resistor Values ( $\Omega$ )**


R1	R2
200	390

**Note 6:**  $C_L$  includes load and test jig capacitance.

**Note 7:**  $t_{PD}$  is tested with switch  $S_1$  closed and  $C_L = 50\text{pF}$ .

**Note 8:** For 3-State outputs, output enable times are tested with  $C_L = 50\text{pF}$  to the 1.5V level;  $S_1$  is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with  $C_L = 5\text{pF}$ . HIGH to high impedance tests are made to an output voltage of  $V_{OH} - 0.5\text{V}$  with  $S_1$  open; LOW to high impedance tests are made to the  $V_{OL} = 0.5\text{V}$  level with  $S_1$  closed.


## CPL20 SWITCHING WAVEFORMS



**CPL20 FUNCTIONAL LOGIC DIAGRAMS (Continued)**

**CPL16R4**


INPUTS (0-31)




CPL20 FUNCTIONAL LOGIC DIAGRAMS

CPL16L8


INPUTS (0-31)



## CPL20 FUNCTIONAL LOGIC DIAGRAMS (Continued)



## CPL20 FUNCTIONAL LOGIC DIAGRAMS (Continued)







7964142 SAMSUNG SEMICONDUCTOR INC

02E 06715 D =

## 20 PIN PLASTIC DIP





T-90-2C



DIMENSIONS IN INCHES  
AND (MILLIMETERS)  
MIN.  
MAX.

## 20 PIN WINDOWED CERDIP

7




DIMENSIONS IN INCHES  
AND (MILLIMETERS)  
MIN.  
MAX.

7964142 SAMSUNG SEMICONDUCTOR INC


02E 06716 D =

T-90-20

## 24 PIN PLASTIC DIP



## 24 PIN WINDOWED CERDIP




7964142 SAMSUNG SEMICONDUCTOR INC

02E 06717 D


20 PIN SOIC

T-90-20

DIMENSIONS IN INCHES AND (MILLIMETERS)  
MIN.  
MAX.

24 PIN SOIC

7


DIMENSIONS IN INCHES AND (MILLIMETERS)  
MIN.  
MAX.

7964142 SAMSUNG SEMICONDUCTOR INC

02E 06718 D



## 20 PIN PLCC

T-90-20



DIMENSIONS IN INCHES AND (MILLIMETERS)  
MIN.  
MAX.

## 28 PIN PLCC



\*BSC = BASIC SPACING BETWEEN CENTERLINES

DIMENSIONS IN INCHES AND (MILLIMETERS)  
MIN.  
MAX.