

4 M-BIT DYNAMIC RAM 4 M-WORD BY 1-BIT, FAST PAGE MODE

Description

The μ PD424100, 424100-L are 4 194 304 words by 1 bit dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

These are packed in 26-pin plastic TSOP(II), 26-pin plastic SOJ and 20-pin plastic ZIP.

Features

- 4 194 304 words by 1 bit organization
- Single +5.0 V $\pm$ 10 % power supply
- Fast access and cycle time

Part number	Power consumption		Refresh cycle	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
	Active (MAX.)	Standby(MAX.)				
μ PD424100-60	660 mW	5.5 mW (CMOS level input)	1 024 cycles/ 16ms	60 ns	120 ns	40 ns
μ PD424100-70	550 mW			70 ns	140 ns	45 ns
μ PD424100-80	495 mW			80 ns	160 ns	50 ns
μ PD424100-10	440 mW			100 ns	190 ns	60 ns
μ PD424100-60L	660 mW	1.1 mW (CMOS level input)	1 024 cycles/ 128ms	60 ns	120 ns	40 ns
μ PD424100-70L	550 mW			70 ns	140 ns	45 ns
μ PD424100-80L	495 mW			80 ns	160 ns	50 ns
μ PD424100-10L	440 mW			100 ns	190 ns	60 ns

- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- Multiplexed address inputs Row address : A0 to A10, Column address : A0 to A10

The information in this document is subject to change without notice.


Ordering Information

Part number	Access time (MAX.)	Package	Refresh cycle	Quality grade
μPD424100GS-60	60 ns	26-pin Plastic TSOP (II) (300 mil)	1 024 cycles/ 16 ms	Standard
μPD424100GS-70	70 ns			
μPD424100GS-80	80 ns			
μPD424100GS-10	100 ns			
μPD424100LA-60	60 ns	26-pin Plastic SOJ (300 mil)		
μPD424100LA-70	70 ns			
μPD424100LA-80	80 ns			
μPD424100LA-10	100 ns			
μPD424100V-60	60 ns	20-pin Plastic ZIP (400 mil)		
μPD424100V-70	70 ns			
μPD424100V-80	80 ns			
μPD424100V-10	100 ns			
μPD424100GS-60L	60 ns	26-pin Plastic TSOP (II) (300 mil)	1 024 cycles/ 128 ms	
μPD424100GS-70L	70 ns			
μPD424100GS-80L	80 ns			
μPD424100GS-10L	100 ns			
μPD424100LA-60L	60 ns	26-pin Plastic SOJ (300 mil)		
μPD424100LA-70L	70 ns			
μPD424100LA-80L	80 ns			
μPD424100LA-10L	100 ns			
μPD424100V-60L	60 ns	20-pin Plastic ZIP (400 mil)		
μPD424100V-70L	70 ns			
μPD424100V-80L	80 ns			
μPD424100V-10L	100 ns			

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


Pin Configurations (Marking Side)

26-pin Plastic TSOP(II) (300 mil)




A0 to A10	: Address Inputs
D _{IN}	: Data Input
D _{OUT}	: Data Output
$\overline{\text{RAS}}$	: Row Address Strobe
$\overline{\text{CAS}}$	: Column Address Strobe
$\overline{\text{WE}}$	: Write Enable
V _{CC}	: Power Supply
GND	: Ground
NC	: No Connection

26-pin Plastic SOJ (300 mil)




20-pin Plastic ZIP (400 mil)



- A₀ to A₁₀ : Address Inputs
- D_{IN} : Data Input
- D_{OUT} : Data Output
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- V_{cc} : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Input/Output Pin Functions

The μ PD424100, 424100-L have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, A0 to A10, D_{IN} and output pin D_{OUT}.

Pin name	Input/ Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)		$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A10 (Address input)		Address bus. Input total 22-bit of address signal, upper 11-bit and lower 11-bit in sequence (address multiplex method). Therefore, one word is selected from 4 194 304-word by 1-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t _{ASR} , t _{ASC}) and hold time (t _{RAH} , t _{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)		Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
D _{IN} (Data input)		Data bus. D _{IN} is used to input data.
D _{OUT} (Data output)	Output	Data bus. D _{OUT} is used to output data.

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μ s and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	V_T		-1.0 to +7.0	V
Supply Voltage	V_{CC}		-1.0 to +7.0	V
Output Current	I_O		50	mA
Power Dissipation	P_D		1	W
Operating Temperature	T_{opt}		0 to +70	$^{\circ}\text{C}$
Storage Temperature	T_{stg}		-55 to +125	$^{\circ}\text{C}$

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}		4.5	5.0	5.5	V
High Level Input Voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low Level Input Voltage	V_{IL}		-1.0		+0.8	V
Ambient Temperature	T_a		0		70	$^{\circ}\text{C}$

Capacitance ($T_a = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	C_{I1}	Address, $\overline{\text{DIN}}$			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$			7	pF
Data Output Capacitance	C_O	$\overline{\text{DOUT}}$			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter		Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Notes
Operating current		I _{CC1}	RAS, CAS Cycling			120	mA	1, 2, 3
			t _{RC} = t _{RC} (MIN.)			100		
			I _O = 0 mA			90		
						80		
Standby current	μPD424100	I _{CC2}	RAS, CAS ≥ V _{IH} (MIN.), I _O = 0 mA			2	mA	
			RAS, CAS ≥ V _{CC} - 0.2 V, I _O = 0 mA			1		
	μPD424100-L		RAS, CAS ≥ V _{IH} (MIN.), I _O = 0 mA			2		
			RAS, CAS ≥ V _{CC} - 0.2 V, I _O = 0 mA			0.2		
RAS only refresh current		I _{CC3}	RAS Cycling, CAS ≥ V _{IH} (MIN.)			120	mA	1, 2, 3, 4
			t _{RC} = t _{RC} (MIN.), I _O = 0 mA			100		
						90		
						80		
Operating current (Fast page mode)		I _{CC4}	RAS ≤ V _{IL} (MAX.), CAS Cycling			90	mA	1, 2, 5
			t _{PC} = t _{PC} (MIN.), I _O = 0 mA			80		
						70		
						60		
CAS before RAS refresh current		I _{CC5}	RAS Cycling			120	mA	1, 2
			t _{RC} = t _{RC} (MIN.)			100		
			I _O = 0 mA			90		
						80		
CAS before RAS long refresh current (1 024 Cycles / 128 ms, only for the μPD424100-L)		I _{CC6}	CAS before RAS refresh : 1 024 Cycles / 128 ms RAS, CAS : V _{CC} -0.2 V ≤ V _{IH} ≤ V _{IH} (MAX.) 0 V ≤ V _{IL} ≤ 0.2 V	t _{RAS} ≤ 200 ns		300	μA	1, 2
			Standby : RAS, CAS ≥ V _{CC} -0.2 V Address : V _{IH} or V _{IL} WE : V _{IH} I _O = 0 mA	t _{RAS} ≤ 1 μs		500		
Input leakage current		I _I (L)	V _I = 0 to 5.5 V All other pins not under test = 0 V	-10		+10	μA	
Output leakage current		I _O (L)	V _O = 0 to 5.5 V Output is disabled (Hi-Z)	-10		+10	μA	
High level output voltage		V _{OH}	I _O = -5.0 mA	2.4			V	
Low level output voltage		V _{OL}	I _O = +4.2 mA			0.4	V	

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (t_{RC} and t_{PC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{IL(\text{MAX})}$ and $\text{CAS} \geq V_{IH(\text{MIN})}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 2 TTLs.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		t _{RAC} = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{RC}	120	—	140	—	160	—	190	—	ns	
RAS Precharge Time	t _{RP}	50	—	60	—	70	—	80	—	ns	
CAS Precharge Time	t _{CPN}	10	—	10	—	10	—	10	—	ns	
RAS Pulse Width	t _{RS}	60	10 000	70	10 000	80	10 000	100	10 000	ns	
CAS Pulse Width	t _{CS}	15	10 000	20	10 000	20	10 000	25	10 000	ns	
RAS Hold Time	t _{RSH}	20	—	20	—	20	—	25	—	ns	
CAS Hold Time	t _{CSH}	60	—	70	—	80	—	100	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	40	20	50	25	60	25	75	ns	1
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	17	40	17	50	ns	1
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	10	—	ns	2
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	12	—	12	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	15	—	20	—	ns	
CAS to Data Setup Time	t _{CLZ}	0	—	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	ns	
Refresh Time	μPD424100	t _{REF}	—	16	—	16	—	16	—	ms	
	μPD424100-L		—	128	—	128	—	128	—	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
t _{RAD} ≤ t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{RAC} (MAX.)	t _{RAC} (MAX.)
t _{RAD} > t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{AA} (MAX.)	t _{RAC} + t _{AA} (MAX.)
t _{RCD} > t _{RCD} (MAX.)	t _{CAC} (MAX.)	t _{RCD} + t _{CAC} (MAX.)

t_{RAD}(MAX.) and t_{RCD}(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time(t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} ≥ t_{RAD}(MAX.) and t_{RCD} ≥ t_{RCD}(MAX.) will not cause any operation problems.

2. t_{CRP}(MIN.) requirement is applied to RAS, CAS cycles preceded by any cycle.

Read Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		t _{RAC} = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access Time from RAS	t _{RAC}	–	60	–	70	–	80	–	100	ns	1
Access Time from CAS	t _{CAC}	–	15	–	20	–	20	–	25	ns	1
Access Time from Column Address	t _{AA}	–	30	–	35	–	40	–	50	ns	1
Column Address Lead Time Referenced to RAS	t _{RAL}	30	–	35	–	40	–	50	–	ns	
Read Command Setup Time	t _{RCS}	0	–	0	–	0	–	0	–	ns	
Read Command Hold Time Referenced to RAS	t _{RRH}	10	–	10	–	10	–	10	–	ns	2
Read Command Hold Time Referenced to CAS	t _{RCH}	0	–	0	–	0	–	0	–	ns	2
Output Buffer Turn-off Delay Time from CAS	t _{OFF}	0	15	0	15	0	20	0	25	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
t _{RAD} ≤ t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{RAC} (MAX.)	t _{RAC} (MAX.)
t _{RAD} > t _{RAD} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{AA} (MAX.)	t _{RAD} + t _{AA} (MAX.)
t _{RCD} > t _{RCD} (MAX.)	t _{CAC} (MAX.)	t _{RCD} + t _{CAC} (MAX.)

t_{RAD}(MAX.) and t_{RCD}(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time(t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAD} ≥ t_{RAD}(MAX.) and t_{RCD} ≥ t_{RCD}(MAX.) will not cause any operation problems.

2. Either t_{RCH}(MIN.) or t_{RRH}(MIN.) should be met in read cycles.
3. t_{OFF}(MAX.) defines the time when the output achieves the condition of Hi - Z and is not referenced to V_{OH} or V_{OL}.

Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		t _{RAC} = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
WE Hold Time Referenced to CAS	tw _{CH}	15	-	15	-	15	-	20	-	ns	1
WE Pulse Width	t _{WP}	15	-	15	-	15	-	20	-	ns	1
WE Lead Time Referenced to RAS	tr _{WL}	20	-	20	-	20	-	25	-	ns	
WE Lead Time Referenced to CAS	tc _{WL}	15	-	15	-	15	-	20	-	ns	
WE Setup Time	tw _{CS}	0	-	0	-	0	-	0	-	ns	2
Data-in Setup Time	td _S	0	-	0	-	0	-	0	-	ns	3
Data-in Hold Time	td _H	15	-	15	-	15	-	20	-	ns	3

- Notes**
1. tw_{P(MIN.)} is applied to late write cycles or read modify write cycles. In early write cycles, tw_{CH(MIN.)} should be met.
 2. If tw_{CS} ≥ tw_{CS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle.
 3. td_{S(MIN.)} and td_{H(MIN.)} are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		t _{RAC} = 80 ns		t _{RAC} = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	tr _{WC}	145	-	165	-	185	-	220	-	ns	
RAS to WE Delay Time	tr _{WD}	60	-	70	-	80	-	100	-	ns	1
CAS to WE Delay Time	tc _{WD}	20	-	20	-	20	-	25	-	ns	1
Column Address to WE Delay Time	t _{AWD}	30	-	35	-	40	-	50	-	ns	1

- Note**
1. If tw_{CS} ≥ tw_{CS(MIN.)}, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If tr_{WD} ≥ tr_{WD(MIN.)}, tc_{WD} ≥ tc_{WD(MIN.)}, t_{AWD} ≥ t_{AWD(MIN.)}, and tc_{PWD} ≥ tc_{PWD(MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

Parameter	Symbol	tRAC = 60 ns		tRAC = 70 ns		tRAC = 80 ns		tRAC = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast Page Mode Cycle Time	tPC	40	—	45	—	50	—	60	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	tACP	—	35	—	40	—	45	—	55	ns	
RAS Pulse Width	tRASP	60	125 000	70	125 000	80	125 000	100	125 000	ns	
CAS Precharge Time	tCP	10	—	10	—	10	—	10	—	ns	
RAS Hold Time from $\overline{\text{CAS}}$ Precharge	tRHCP	35	—	40	—	45	—	55	—	ns	
Read Modify Write Cycle Time	tPRWC	65	—	70	—	75	—	90	—	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	tCPWD	55	—	60	—	70	—	85	—	ns	1


Note 1. If $\text{twcs} \geq \text{twcs}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $\text{trwd} \geq \text{trwd}(\text{MIN.})$, $\text{tcwd} \geq \text{tcwd}(\text{MIN.})$, $\text{tawd} \geq \text{tawd}(\text{MIN.})$, and $\text{tcpwd} \geq \text{tcpwd}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


Parameter	Symbol	tRAC = 60 ns		tRAC = 70 ns		tRAC = 80 ns		tRAC = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	tCSR	10	—	10	—	10	—	10	—	ns	
CAS Hold Time ($\overline{\text{CAS}}$ before RAS Refresh)	tCHR	15	—	15	—	15	—	20	—	ns	
RAS Precharge CAS Hold Time	trPC	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Setup Time	tWSR	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time	tWHR	15	—	15	—	15	—	20	—	ns	

[illegible]


Early Write Cycle



Late Write Cycle




Read Modify Write Cycle



[illegible]


401

Fast Page Mode Early Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Read Modify Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same RAS cycle.

CAS Before RAS Refresh Cycle




Remark Address, DIN : Don't care DOUT : Hi - Z

RAS Only Refresh Cycle





Remark WE, DIN : Don't care DOUT : Hi - Z

Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Write)



Test Mode Set Cycle ($\overline{\text{WE}}$, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)

Remark Address, DIN : Don't care DOUT : Hi - Z

Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the $\times 8$ -bit structure during test mode.

(1) Setting the mode

Executing the test mode cycle ($\overline{\text{WE}}$, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle) sets the test mode.

(2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 8 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output="1": Normal write (all memory cells)

Output="0": Abnormal write

(3) Refresh


Refresh in the test mode must be performed with the $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ cycle or with the $\overline{\text{WE}}$, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. The $\overline{\text{WE}}$, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle use the same counter as the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh's internal counter.

(4) Mode Cancellation

The test mode is cancelled by executing one cycle of $\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.

Package Drawings

26 PIN PLASTIC TSOP(III) (300 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition

S26GS-50-9JD-2

ITEM	MILLIMETERS	INCHES
A	17.54 MAX.	0.691 MAX
B	1.18 MAX.	0.047 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.13 MAX	0.045 MAX.
G	1.0	0.039
H	9.22±0.2	0.363±0.008
I	7.62±0.1	0.300±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004

26PIN PLASTIC SOJ (300 mil)




NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition

P26LA-50A-1

ITEM	MILLIMETERS	INCHES
B	17.4 ^{+0.2} _{-0.35}	0.685 ^{+0.008} _{-0.013}
C	7.57	0.298
D	8.47 ^{+0.2}	0.333 ^{+0.009} _{-0.008}
E	1.08 ^{+0.15}	0.043 ^{+0.006} _{-0.007}
F	0.6	0.024
G	3.5 ^{+0.2}	0.138 ^{+0.008}
H	2.4 ^{±0.2}	0.094 ^{+0.009} _{-0.008}
I	0.8 MIN	0.031 MIN
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40 ^{±0.10}	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	6.73 ^{±0.20}	0.265 ^{±0.008}
Q	0.15	0.006
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

20PIN PLASTIC ZIP (400 mil)



NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T P) at maximum material condition.

P20V-254-400A-1

ITEM	MILLIMETERS	INCHES
A	26.67 MAX	1.050 MAX
F	0.5 $\pm$ 0.1	0.020 $\pm$ 0.004
G	φ0.25	φ0.010
H	2.54	0.100
I	1.27	0.050
J	1.27 MAX.	0.050 MAX
K	1.0 MIN	0.039 MIN
M	8.9 MAX	0.350 MAX
N	2.8 $\pm$ 0.2	0.110 $\pm$ 0.008
Q	10.16 MAX	0.400 MAX
V	0.25 $\pm$ 0.10	0.010 $\pm$ 0.004
W	2.54	0.100
Y	3.3 $\pm$ 0.5	0.130 $\pm$ 0.02

6427525 0055237 249

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD424100, 424100-L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD424100GS-XX, 424100GS-XXL : 26-pin plastic TSOP(II) (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface : 235 °C or below, Reflow time : 30 seconds or below (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit^{Note}: 7 days (10 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing the residual flux with water after the first reflow process.	IR35-107-2
VPS	Peak temperature of package : 215 °C or below, Reflow time : 40 seconds or below (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit^{Note}: 7 days (10 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing the residual flux with water after the first reflow process.	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or below, Time : 3 seconds or below (Per one side of the device).	_____

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD424100LA-XX, 424100LA-XXL : 26-pin plastic SOJ (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface : 235 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit ^{Note} : 7 days (20 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing the residual flux with water after the first reflow process.	IR35-207-2
VPS	Peak temperature of package : 215 °C or below, Reflow time : 40 seconds or below (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit ^{Note} : 7 days (20 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing the residual flux with water after the first reflow process.	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or below, Time : 3 seconds or below (Per one side of the device).	_____

Note Exposure limit before soldering after dry-pack package is opened.
 Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

Type of Through Hole Mount Device

μPD424100V-XX, 424100V-XXL : 20-pin plastic ZIP (400 mil)

Soldering process	Soldering conditions
Wave soldering	Solder temperature : 260 °C or below, Flow time: 10 seconds or below
Partial heating method	Terminal temperature: 260 °C or below, Time : 10 seconds or below

Caution Do not jet molten solder on the surface of package.