

Description

The μPD424402 is a static-column dynamic RAM organized as 1,048,576 by 4 bits and designed to operate from a single +5-volt power supply. Advanced polycide technology minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by \overline{CS} independent of \overline{RAS} . After a valid read or read-modify-write cycle, data is held on the outputs by maintaining \overline{CS} low. Data outputs return to high impedance when \overline{CS} goes high. Static column read and write cycles can be executed by cycling \overline{CS} .


Refreshing may be accomplished by means of a \overline{CS} before \overline{RAS} cycle that internally generates the refresh address. Refreshing may also be accomplished by means of \overline{RAS} -only refresh cycles or by normal read or write cycles on the 1,024 address combinations of A_0 through A_9 during a 16-ms refresh period.

Features


- 1,048,576 by 4-bit organization
- Single +5-volt power supply
- Static-column option
- Low power dissipation
- \overline{CS} before \overline{RAS} refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance
- 1024 refresh cycles every 16 ms
- 26/20-pin plastic SOJ, 26/20-pin plastic TSOP, or 20-pin plastic ZIP packaging

Pin Configurations

26/20-Pin Plastic SOJ




20-Pin Plastic ZIP




Pin Configurations (cont)

26/20-Pin Plastic TSOP (Normal Pinouts)



26/20-Pin Plastic TSOP (Reverse Pinouts)



Pin Identification

Name	Function
A ₀ - A ₉	Address inputs
I/O ₁ - I/O ₄	Data inputs and outputs
CS	Column address strobe
OE	Output enable
RAS	Row address strobe
WE	Write enable
GND	Ground
V _{CC}	+ 5-volt power supply

Capacitance

T_A = 25°C; f = 1 MHz

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C _{I1}	5	pF	Addresses
	C _{I2}	7	pF	RAS, CS, WE, OE
Input/output capacitance	C _O	7	pF	I/O ₁ - I/O ₄

Absolute Maximum Ratings


Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Input voltage, high	V _{IH}	2.4		V _{CC} + 1.0	V
Input voltage, low	V _{IL}	-1.0		0.8	V
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ambient temperature	T _A	0		70	°C

Block Diagram



DC Characteristics

T_A = 0 to +70°C; V_{CC} = +5.0 V ±10%

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I _{CC2}			2.0	mA	RAS = CS ≥ V _{IH} (min); I _O = 0 mA
				1.0	mA	RAS = CS ≥ V _{CC} - 0.2 V; I _O = 0 mA
Input leakage current	I _{I(L)}	-10		10	μA	V _{IN} = 0 V to V _{CC} ; all other pins not under test = 0 V
Output leakage current	I _{O(L)}	-10		10	μA	D _{OUT} disabled; V _{OUT} = 0 V to V _{CC}
Output voltage, low	V _{OL}			0.4	V	I _{OL} = 4.2 mA
Output voltage, high	V _{OH}	2.4			V	I _{OH} = -5 mA

Low Power Battery Backup (-L Versions Only)

Symbol	Max	Unit	t _{RAS}	CS Before RAS Refresh Cycle	Standby Conditions
I _{CC6}	500	μA	≤ 1 μs	1024 refresh cycles (min) every 128 ms;	RAS = CS ≥ V _{CC} - 0.2 V; WE, OE, Addresses ≥ V _{CC} - 0.2 V or ≤ 0.2 V; I/O open
	300	μA	≤ 200 ns	RAS = CS ≥ V _{CC} - 0.2 V or ≤ 0.2 V, as appropriate; I/O open; all other inputs ≥ V _{CC} - 0.2 V or ≤ 0.2 V	

μPD424402

Ordering Information

Part Number	RA \bar{S} Access Time (max)	R/W Cycle Time (max)	Static-Column Cycle (max)	Power Option	Package
μPD424402LA-60	60 ns	120 ns	35 ns	Standard	26/20-pin plastic SOJ (300 mil)
LA-70	70 ns	140 ns	40 ns		
LA-80	80 ns	160 ns	50 ns		
LA-10	100 ns	190 ns	60 ns		
μPD424402LA-60L	60 ns	120 ns	35 ns	Low power	
LA-70L	70 ns	140 ns	40 ns		
LA-80L	80 ns	160 ns	50 ns		
LA-10L	100 ns	190 ns	60 ns		
μPD424402LB-70	70 ns	140 ns	40 ns	Standard	26/20-pin plastic SOJ (350 mil)
LB-80	80 ns	160 ns	50 ns		
LB-10	100 ns	190 ns	60 ns		
μPD424402LB-70L	70 ns	140 ns	40 ns	Low power	
LB-80L	80 ns	160 ns	50 ns		
LB-10L	100 ns	190 ns	60 ns		
μPD424402V-60	60 ns	120 ns	35 ns	Standard	20-pin plastic ZIP
V-70	70 ns	140 ns	40 ns		
V-80	80 ns	160 ns	50 ns		
V-10	100 ns	190 ns	60 ns		
μPD424402V-60L	60 ns	120 ns	35 ns	Low power	
V-70L	70 ns	140 ns	40 ns		
V-80L	80 ns	160 ns	50 ns		
V-10L	100 ns	190 ns	60 ns		
μPD424402GS-60	60 ns	120 ns	35 ns	Standard	26/20-pin plastic TSOP (normal pinouts)
GS-70	70 ns	140 ns	40 ns		
GS-80	80 ns	160 ns	50 ns		
μPD424402GS-60L	60 ns	120 ns	35 ns	Low power	
GS-70L	70 ns	140 ns	40 ns		
GS-80L	80 ns	160 ns	50 ns		
μPD424402GSM-60	60 ns	120 ns	35 ns	Standard	26/20-pin plastic TSOP (reverse pinouts)
GSM-70	70 ns	140 ns	40 ns		
GSM-80	80 ns	160 ns	50 ns		
μPD424402GSM-60L	60 ns	120 ns	35 ns	Low power	
GSM-70L	70 ns	140 ns	40 ns		
GSM-80L	80 ns	160 ns	50 ns		

AC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Operating current, average	I_{CC1}		120		100		90		80	mA	$\overline{\text{RAS}}, \overline{\text{CS}}$ cycling; $t_{RC} = t_{RC} \text{ min (Note 5)}$
Operating current, $\overline{\text{RAS}}$ -only refresh cycle, average	I_{CC3}		120		100		90		80	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CS}} \geq V_{IH} \text{ min}; t_{RC} = t_{RC} \text{ min (Note 5)}$
Operating current, static-column cycle, average	I_{CC4}		90		80		70		60	mA	$\overline{\text{RAS}} \leq V_{IL}; \overline{\text{CS}}$ cycling; $t_{RSC} = t_{RSC} \text{ min or } t_{WSC} = t_{WSC} \text{ min (Note 5)}$
Operating current, $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refreshing, average	I_{CC5}		120		100		90		80	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CS}} \leq V_{IL} \text{ max}; t_{RC} = t_{RC} \text{ min (Note 5)}$
Access time from column address	t_{AA}		30		35		40		50	ns	(Notes 3, 4, 7, 8)
Column address hold time referenced to $\overline{\text{RAS}}$ (rising edge)	t_{AH}	15		15		15		15		ns	
Column address setup time	t_{ASC}	0		0		0		0		ns	
Row address setup time	t_{ASR}	0		0		0		0		ns	
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	30		55		65		80		ns	(Note 15)
Access time from $\overline{\text{CS}}$ (falling edge)	t_{CAC}		20		20		20		25	ns	(Notes 3, 4, 7, 8)
Column address hold time	t_{CAH}	15		15		15		20		ns	
$\overline{\text{CS}}$ hold time for $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refreshing	t_{CHR}	15		15		15		20		ns	
$\overline{\text{CS}}$ precharge time, static-column cycle	t_{CP}	10		10		10		10		ns	
$\overline{\text{CS}}$ precharge time	t_{CPN}	10		10		10		10		ns	
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	10		10		10		10		ns	(Note 11)
$\overline{\text{CS}}$ pulse width	t_{CS}	20	100,000	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CS}}$ hold time	t_{CSH}	60		70		80		100		ns	
$\overline{\text{CS}}$ setup time for $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refreshing	t_{CSR}	10		10		10		10		ns	
$\overline{\text{CS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	20		40		45		55		ns	(Note 15)
Write command referenced to $\overline{\text{CS}}$ lead time	t_{CWL}	15		15		15		20		ns	
Data-in hold time	t_{DH}	15		15		15		20		ns	(Note 14)
Data-in setup time	t_{DS}	0		0		0		0		ns	(Note 14)
Access time from $\overline{\text{OE}}$	t_{OEA}		20		20		20		25	ns	(Notes 3, 4, 7, 8)
$\overline{\text{OE}}$ data delay time	t_{OED}	15		15		20		25		ns	

AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
OE command hold time	t _{OEH}	0		0		0		0		ns	
OE to RAS inactive setup time	t _{OES}	0		0		0		0		ns	
Output turnoff delay from OE	t _{OEZ}	0	15	0	15	0	20	0	25	ns	(Note 10)
Output buffer turnoff delay	t _{OFF}	0	15	0	15	0	20	0	25	ns	(Note 10)
Output hold time for address	t _{OH}	5		5		5		5		ns	
Output enable time from WE	t _{OW}		25		25		25		30	ns	
Access time from WE	t _{PWA}		60		70		90		110	ns	(Notes 7, 16)
Column address hold time referenced to WE	t _{PWH}	60		70		90		110		ns	
Access time from RAS	t _{RAC}		60		70		80		100	ns	(Notes 3, 4, 7, 8)
RAS to column address delay time	t _{RAD}	15	30	15	35	17	40	17	50	ns	(Note 9)
Row address hold time	t _{RAH}	10		10		12		12		ns	
Column address lead time referenced to RAS (rising edge)	t _{RAL}	30		35		40		50		ns	
RAS pulse width	t _{RAS}	60	10,000	70	10,000	80	10,000	100	10,000	ns	
RAS pulse width, static-column cycle	t _{RASC}	60	100,000	70	100,000	80	100,000	100	100,000	ns	
Random read or write cycle time	t _{RC}	120		140		160		190		ns	(Note 6)
RAS to CS delay time	t _{RCD}	20	40	20	50	25	60	25	75	ns	(Note 8)
Read command hold time referenced to CS	t _{RCH}	0		0		0		0		ns	(Note 12)
Read command setup time	t _{RCS}	0		0		0		0		ns	
Refresh period	t _{REF}		16		16		16		16	ms	Address A ₀ through A ₉
RAS precharge time	t _{RP}	50		60		70		80		ns	
RAS precharge CS hold time	t _{RPC}	10		10		10		10		ns	
Read command hold time referenced to RAS	t _{RRH}	10		10		10		10		ns	(Note 12)
Read cycle time	t _{RSC}	35		40		50		60		ns	
RAS hold time	t _{RSH}	20		20		20		25		ns	
RAS to second WE delay time	t _{RSW}	75		85		95		115		ns	
Read-modify-write cycle time	t _{RWC}	145		185		210		250		ns	(Note 6)
RAS to WE delay	t _{RWD}	60		90		105		130		ns	(Note 15)

AC Characteristics (cont)


Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Write command referenced to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		20		25		ns	
Read/write cycle time	t_{RWSC}	65		95		120		145		ns	
Rise and fall transition time	t_{T}	3	50	3	50	3	50	3	50	ns	(Note 4)
$\overline{\text{WE}}$ to column address delay time	t_{WAD}	20	30	22	35	20	45	25	55	ns	(Note 16)
Write command hold time	t_{WCH}	15		15		15		20		ns	(Note 13)
Write command setup time	t_{WCS}	0		0		0		0		ns	(Note 15)
$\overline{\text{WE}}$ command hold time for $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refreshing	t_{WHR}	15		15		15		20		ns	
Write invalid time	t_{WI}	10		10		10		10		ns	
Write command pulse width	t_{WP}	15		15		15		20		ns	(Note 13)
Write cycle time	t_{WSC}	35		40		50		60		ns	
$\overline{\text{WE}}$ command setup time for $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refreshing	t_{WSR}	10		10		10		10		ns	

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved. At the end of the initial power up sequence, it is recommended that either a RAS-only refresh or a CS before RAS refresh cycle be executed while $\text{WE} \geq V_{\text{IH}}$ to ensure normal operation.
- (3) AC measurements assume $t_{\text{T}} = 5$ ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each static column cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ($T_{\text{A}} = 0$ to $+70$ °C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF ($V_{\text{OH}} = 2.0$ V and $V_{\text{OL}} = 0.8$ V).
- (8) If $t_{\text{RCD}} \leq$ exceeds t_{RAD} max, then t_{RAC} will increase by the amount t_{RCD} exceeds t_{RCD} (max).
- (9) If $t_{\text{RAD}} \geq t_{\text{RAD}}$ (max), then the access time is defined by t_{AA} .
- (10) t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open-circuit condition and are not referenced to V_{OH} or V_{OL} .
- (11) The t_{CRP} requirement should be applicable for $\overline{\text{RAS}}/\overline{\text{CS}}$ cycles preceded by any cycle.
- (12) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (13) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t_{WCS} and t_{WCH} must be met.
- (14) These parameters are referenced to the falling edge of $\overline{\text{CS}}$ for early write cycles and to the falling edge of $\overline{\text{WE}}$ for delayed write or read-modify-write cycles.
- (15) t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If $t_{\text{WCS}} \geq t_{\text{WCS}}$ (min), the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle. If $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min), $t_{\text{RWD}} \geq t_{\text{RWD}}$ (min), and $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min), then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CS returns to V_{IH}) is indeterminate.
- (16) A test mode may be initiated by executing a $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh cycle with $\overline{\text{WE}}$ held at V_{IL} . This mode also may inadvertently be initiated during power-up because external control of the signal lines is very difficult during this period. It is therefore recommended that while $\overline{\text{WE}}$ is held at V_{IH} , either a RAS-only or CS before RAS refresh cycle should be executed at any time after the end of the initial power-up sequence to ensure normal device operation.
- (17) Assumes $t_{\text{WAD}} \leq t_{\text{WAD}}$ (max).


Timing Waveforms

Read Cycle



Timing Waveforms (cont)


Early Write Cycle



5e


Timing Waveforms (cont)

Late Write Cycle



Timing Waveforms (cont)


Static-Column Early Write Cycle



5e


Timing Waveforms (cont)

Static-Column Read-Write/Read-Modify-Write Cycle




Timing Waveforms (cont)

RAS-Only Refresh Cycle



$\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




5e

5E-15

Timing Waveforms (cont)

Hidden Refresh Cycle



83YL-7019B