

NEC

MOS INTEGRATED CIRCUIT

μPD42S4190, 424190

4 M-BIT DYNAMIC RAM

256K-WORD BY 18-BIT, FAST PAGE MODE, BYTE WRITE MODE

DESCRIPTION

The μPD42S4190, 424190 are 262 144 words by 18 bits dynamic CMOS RAMs. The fast page mode and byte write mode capability realize high speed access and low power consumption.

Besides, the μPD42S4190 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 44-pin plastic TSOP and 40-pin plastic SOJ.

FEATURES

- 262 144 words by 18 bits organization
- Single +5.0 V $\pm$ 10 % power supply
- Fast access and cycle time



Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μPD42S4190-70	880.0 mW	70 ns	130 ns	45 ns
μPD424190-70				
μPD42S4190-80	770.0 mW	80 ns	150 ns	50 ns
μPD424190-80				

- μPD42S4190 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μPD42S4190	1 024 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.1 mW (CMOS level input)
μPD424190	1 024 cycles/ 16 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)

- Multiplexed address inputs Row address : A0 to A9, Column address : A0 to A7

The information in this document is subject to change without notice.

★ ORDERING INFORMATION

Part number	Access time (MAX.)	Package	Refresh
μPD42S4190G5-70-7JF	70 ns	44-pin Plastic TSOP (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{RAS}}$ only refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh Hidden refresh
μPD42S4190G5-80-7JF	80 ns		
μPD42S4190G5-70-7KF	70 ns	44-pin Plastic TSOP (Reverse bent) (400 mil)	
μPD42S4190G5-80-7KF	80 ns		
μPD42S4190LE-70	70 ns	40-pin Plastic SOJ (400 mil)	Hidden refresh
μPD42S4190LE-80	80 ns		
μPD424190G5-70-7JF	70 ns	44-pin Plastic TSOP (400 mil)	$\overline{\text{RAS}}$ only refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh Hidden refresh
μPD424190G5-80-7JF	80 ns		
μPD424190G5-70-7KF	70 ns	44-pin Plastic TSOP (Reverse bent) (400 mil)	
μPD424190G5-80-7KF	80 ns		
μPD424190LE-70	70 ns	40-pin Plastic SOJ (400 mil)	
μPD424190LE-80	80 ns		


QUALITY GRADE
STANDARD

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


PIN CONFIGURATIONS (Marking Side)



44-pin Plastic TSOP (400 mil)



44-pin Plastic TSOP (Reverse bent) (400 mil)



A0 to A9 : Address Inputs


I/O1 to I/O18 : Data Inputs/Outputs

 $\overline{\text{RAS}}$: Row Address Strobe $\overline{\text{CAS}}$: Column Address Strobe $\overline{\text{UWE}}$: Upper Byte Write Enable $\overline{\text{LWE}}$: Lower Byte Write Enable $\overline{\text{OE}}$: Output EnableVcc : Power Supply (+5.0 V $\pm$ 10 %)

GND : Ground


NC : No Connection

40-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O18 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{CAS}}$: Column Address Strobe
- $\overline{\text{UWE}}$: Upper Byte Write Enable
- $\overline{\text{LWE}}$: Lower Byte Write Enable
- $\overline{\text{OE}}$: Output Enable
- V_{CC} : Power Supply (+5.0 V $\pm$ 10 %)
- GND : Ground
- NC : No Connection

BLOCK DIAGRAM



★ INPUT/OUTPUT PIN FUNCTIONS

The μPD42S4190, 424190 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ ^{Note}, $\overline{\text{OE}}$, A0 to A9 and input/output pins I/O1 to I/O18.

Pin name	Input/output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address (A0 to A9) and selecting a corresponding word line. It refreshes memory cell array of one line (4 608-bit) selected by the row address (A0 to A9). It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address (A0 to A7) and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address input)	Input	10-bit address bus. Input total 18-bit of address signal, upper 10-bit and lower 8-bit in sequence (address multiplex method). Therefore, one word (18-bit) is selected from 262 144-word by 18-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR}, t_{ASC}) and hold time (t_{RAH}, t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O18 (Data input/output)	Input/Output	18-bit data bus. I/O1 to I/O18 are used to input/output data.

Note $\overline{\text{WE}}$ means $\overline{\text{UWE}}$ and $\overline{\text{LWE}}$.

ELECTRICAL SPECIFICATIONS NOTE 1

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITION	RATING	UNIT
Voltage on Any Pin Relative to GND	V_T		-1.0 to +7.0	V
Supply Voltage	V_{CC}		-1.0 to +7.0	V
Output Current	I_O		50	mA
Power Dissipation	P_D		1	W
Operating Temperature	T_{opt}		0 to +70	°C
Storage Temperature	T_{stg}		-55 to +125	°C

Remark Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS NOTE 2, 3

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{CC}		4.5	5.0	5.5	V
High Level Input Voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low Level Input Voltage	V_{IL}		-1.0		+0.8	V
Ambient Temperature	T_a		0		70	°C

CAPACITANCE ($T_a = +25^\circ\text{C}$, $f = 1\text{ MHz}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	C_D	I/O1 to I/O18			7	pF

★ DC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)

PARAMETER		SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTE
Operating current		I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$, $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	160	mA	4, 5
				$t_{\text{RAC}} = 80 \text{ ns}$	140		
Standby current	μPD42S4190	I _{CC2}	$V_{\text{IH}}(\text{MIN.}) \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	$I_o = 0 \text{ mA}$	2	mA	
			$V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	$I_o = 0 \text{ mA}$	0.2		
	μPD424190		$V_{\text{IH}}(\text{MIN.}) \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	$I_o = 0 \text{ mA}$	2		
			$V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$	$I_o = 0 \text{ mA}$	1		
$\overline{\text{RAS}}$ only refresh current		I _{CC3}	$\overline{\text{RAS}}$ Cycling, $V_{\text{IH}}(\text{MIN.}) \leq \overline{\text{CAS}}$ $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$, $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	160	mA	4, 5
				$t_{\text{RAC}} = 80 \text{ ns}$	140		
Operating current (Fast page mode)		I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}}(\text{MAX.})$ $\overline{\text{CAS}}$ Cycling, $t_{\text{PC}} = t_{\text{PC}}(\text{MIN.})$, $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	130	mA	4, 5
				$t_{\text{RAC}} = 80 \text{ ns}$	120		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I _{CC5}	$\overline{\text{RAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC}}(\text{MIN.})$, $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	160	mA	4, 5
				$t_{\text{RAC}} = 80 \text{ ns}$	140		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (1 024 cycles/128 ms, only for μPD42S4190)		I _{CC6}	Standby : $\overline{\text{RAS}}, \overline{\text{CAS}} : V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh : 1 024 cycles/128 ms $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$ $\overline{\text{WE}}, \overline{\text{OE}} : V_{\text{IH}}$ Address input : V_{IH} or V_{IL} Output : Hi-Z	$t_{\text{RAS}} \leq 200 \text{ ns}$	200	μA	4, 5
				$t_{\text{RAS}} \leq 1 \text{ μs}$	300		
Self refresh current ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, only for μPD42S4190)		I _{CC7}	$I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}}(\text{MAX.})$		150	μA	
Input leakage current		I _{I(L)}	$V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins except for testing pin = 0 V	-10	+10	μA	
Output leakage current		I _{O(L)}	Output is disabled (Hi-Z) $V_o = 0 \text{ to } 5.5 \text{ V}$	-10	+10	μA	
High level output voltage		V _{OH}	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage		V _{OL}	$I_o = 2.1 \text{ mA}$		0.4	V	

AC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted) NOTE 6, 7



(1/2)

PARAMETER	SYMBOL	t _{RAC} = 70 ns		t _{RAC} = 80 ns		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t _{RC}	130		150		ns	8
Read Modify Write Cycle Time	t _{RWC}	175		200		ns	8
Fast Page Mode Cycle Time	t _{PC}	45		50		ns	8
Read Modify Write Cycle Time (Fast Page Mode)	t _{PRWC}	90		105		ns	8
Access Time from $\overline{\text{RAS}}$	t _{RAC}		70		80	ns	9, 10
Access Time from $\overline{\text{CAS}}$	t _{CAC}		20		20	ns	9, 10
Access Time from Column Address	t _{AA}		35		40	ns	9, 10
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}		40		45	ns	10
$\overline{\text{CAS}}$ to Output Data Setup Time	t _{CLZ}	0		0		ns	10
Output Buffer Turn-off Delay Time ($\overline{\text{CAS}}$)	t _{OFF}	0	15	0	20	ns	11
Transition Time (rise and fall)	t _T	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RA}	70	10 000	80	10 000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RA_{SP}}	70	125 000	80	125 000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RS_H}	20		20		ns	
$\overline{\text{CAS}}$ Hold Time	t _{CS_H}	70		80		ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	20	10 000	20	10 000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RC_D}	20	50	20	60	ns	9
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RA_D}	15	35	15	40	ns	9
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10		10		ns	12
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t _{CP}	10		10		ns	
Row Address Setup Time	t _{AS_R}	0		0		ns	
Row Address Hold Time	t _{RA_H}	10		10		ns	
Column Address Setup Time	t _{AS_C}	0		0		ns	
Column Address Hold Time	t _{CA_H}	15		15		ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP_N}	10		10		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t _{RA_L}	35		40		ns	
Read Command Setup Time	t _{RC_S}	0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{RC_H}	0		0		ns	13
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RR_H}	0		0		ns	13
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{WC_H}	15		15		ns	14
Write Command Pulse Width	t _{WP}	15		15		ns	14
Write Command Lead Time Referenced to $\overline{\text{RAS}}$	t _{RW_L}	20		25		ns	
Write Command Lead Time Referenced to $\overline{\text{CAS}}$	t _{CW_L}	15		20		ns	
Data-in Setup Time	t _{DS}	0		0		ns	15
Data-in Hold Time	t _{DH}	15		20		ns	15

(2/2)

PARAMETER		SYMBOL	t _{RAC} = 70 ns		t _{RAC} = 80 ns		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.		
Refresh Time	μPD42S4190	t _{REF}		128		128	ms	17
	μPD424190			16		16	ms	
Write Command Setup Time		t _{WCS}	0		0		ns	16
CAS to WE Delay Time		t _{CWD}	40		45		ns	16
RAS to WE Delay Time		t _{RWD}	90		105		ns	16
CAS Precharge Delay Time Referenced to WE (Fast Page Mode)		t _{CPWD}	60		70		ns	16
Column Address Delay Time Referenced to WE		t _{AWD}	55		65		ns	16
CAS Setup Time (CAS before RAS Refresh)		t _{CSR}	10		10		ns	
CAS Hold Time (CAS before RAS Refresh)		t _{CHR}	15		15		ns	
RAS Precharge CAS Hold Time		t _{RPC}	10		10		ns	
OE to RAS inactive Setup Time		t _{OES}	0		0		ns	
Access Time from OE		t _{OEA}		20		20	ns	
OE Data Delay Time		t _{OED}	15		20		ns	
Output Buffer Turn-off Delay Time (OE)		t _{OEZ}	0	15	0	20	ns	11
OE Output Data Setup Time		t _{OLZ}	0		0		ns	
OE Hold Time		t _{OEH}	0		0		ns	
Masked Byte Write Setup Time		t _{MCS}	0		0		ns	
Masked Byte Write Hold Time Referenced to RAS		t _{MRH}	0		0		ns	
Masked Byte Write Hold Time Referenced to CAS		t _{MCH}	0		0		ns	
RAS Hold Time Referenced to CAS Precharge		t _{RHCP}	40		45		ns	
RAS Pulse Width (CAS before RAS Self Refresh)		t _{RASS}	100		100		μs	17
CAS Pulse Width (CAS before RAS Self Refresh)		t _{CASS}	500		500		μs	17
RAS Precharge Time (CAS before RAS Self Refresh)		t _{RPS}	130		150		ns	17
CAS Hold Time (CAS before RAS Self Refresh)		t _{CHS}	-50		-50		ns	17

NOTES 1. $\overline{WE}$ means $\overline{UWE}$ and $\overline{LWE}$.

2. All voltages are referenced to GND.

3. An initial pause of 100 μ s is required after power up followed by 8 $\overline{RAS}$ only refresh cycles before proper device operation is achieved. In case of using internal address refresh counter, a minimum of 8 $\overline{CAS}$ before $\overline{RAS}$ refresh cycles instead of 8 $\overline{RAS}$ only refresh cycles are required.


4. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC5} and I_{CC6} depend on t_{RC} and t_{PC} . Specified values are obtained with outputs open.

5. Address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.


6. AC measurements assume $t_r = 5$ ns.

7. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification



8. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($T_a = 0$ to 70°C) is assured.

9. In random read cycle, the access time is changed by the conditions of t_{RAD} and t_{RCD} as follows.

CONDITION	ACCESS TIME
$t_{RAD} \leq t_{RAD}(\text{MAX.})$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{RAC}(\text{MAX.})$
$t_{RAD}(\text{MAX.}) \leq t_{RAD}$ and $t_{RCD} \leq t_{RCD}(\text{MAX.})$	$t_{AA}(\text{MAX.})$
$t_{RCD}(\text{MAX.}) \leq t_{RCD}$	$t_{CAC}(\text{MAX.})$

$t_{RAD}(\text{MAX.})$ and $t_{RCD}(\text{MAX.})$ indicate the points which the access time changes and are not the limits of operation.

10. Loading conditions are 1TTL and 100 pF.

11. $t_{OFF}(\text{MAX.})$ and $t_{OEZ}(\text{MAX.})$ define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .

12. $t_{CRP}(\text{MIN.})$ requirement should be applicable for $\overline{RAS}/\overline{CAS}$ cycles preceded by any cycles.

13. Either $t_{RCH}(\text{MIN.})$ or $t_{RRH}(\text{MIN.})$ must be satisfied for a read cycle.


14. $t_{WP}(\text{MIN.})$ is applicable for late write cycle or read modify write cycle. In early write cycles, $t_{WCH}(\text{MIN.})$ should be satisfied.

15. This specification is referenced to $\overline{CAS}$ falling edge in early write cycles and to $\overline{WE}$ falling edge in late write or read modify write cycles.


16. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS}(\text{MIN.}) \leq t_{WCS}$, the cycle is an early write cycle and the data out pins will remain Hi-Z through the entire cycle. If $t_{RWD}(\text{MIN.}) \leq t_{RWD}$, $t_{CWD}(\text{MIN.}) \leq t_{CWD}$, $t_{AWD}(\text{MIN.}) \leq t_{AWD}$, and $t_{CPWD}(\text{MIN.}) \leq t_{CPWD}$, the cycle is a read modify write cycle and condition of the data out (at access time) is indeterminate.

17. This specification is applicable only for μ PD42S4190.

READ CYCLE




EARLY WRITE CYCLE




Remark $\overline{OE}$ = Don't care

UPPER BYTE EARLY WRITE CYCLE




Remark $\overline{OE}$, I/O1 to I/O9 = Don't care

LOWER BYTE EARLY WRITE CYCLE




Remark $\overline{OE}$, I/O10 to I/O18 = Don't care


LATE WRITE CYCLE




UPPER BYTE LATE WRITE CYCLE




LOWER BYTE LATE WRITE CYCLE




READ MODIFY WRITE CYCLE



LOWER BYTE READ MODIFY WRITE CYCLE




FAST PAGE MODE READ CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


FAST PAGE MODE EARLY WRITE CYCLE




Remark $\overline{OE} = \text{Don't care}$

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.


FAST PAGE MODE UPPER BYTE EARLY WRITE CYCLE



FAST PAGE MODE LOWER BYTE EARLY WRITE CYCLE




FAST PAGE MODE LATE WRITE CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE UPPER BYTE LATE WRITE CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


[illegible]

398

[illegible]

399


FAST PAGE MODE UPPER BYTE READ MODIFY WRITE CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

[illegible]

401

★ **CAS BEFORE RAS SELF REFRESH CYCLE (Only for the μ PD42S4190)**

Remark Address, $\overline{OE}$ = Don't care I/O1 to I/O18 = Hi-Z

How to use the CAS before RAS self refresh mode.

$\overline{CAS}$ before $\overline{RAS}$ self refresh mode can't be used by itself. It must be used with performing one of 3 refreshes below.

- **When using distributed CAS before RAS refresh**


Refresh 1 024 times during 128 ms before set into the $\overline{CAS}$ before $\overline{RAS}$ self refresh mode and after reset.

- **When using burst CAS before RAS refresh**


Refresh 1 024 times during 16 ms before set into the $\overline{CAS}$ before $\overline{RAS}$ self refresh mode and after reset.

- **When using RAS only refresh**

Refresh all refresh addresses during 16 ms before set into the $\overline{CAS}$ before $\overline{RAS}$ self refresh mode and after reset.


CAS BEFORE RAS REFRESH CYCLE

Remark Address, $\overline{\text{UWE}}$, $\overline{\text{LWE}}$, $\overline{\text{OE}}$ = Don't care I/O1 to I/O18 = Hi-Z


RAS ONLY REFRESH CYCLE

Remark $\overline{\text{UWE}}$, $\overline{\text{LWE}}$, $\overline{\text{OE}}$ = Don't care I/O1 to I/O18 = Hi-Z

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




Remark $\overline{OE}$ = Don't care

HIDDEN REFRESH CYCLE (UPPER BYTE WRITE)



Remark $\overline{OE}$, I/O1 to I/O9 = Don't care


HIDDEN REFRESH CYCLE (LOWER BYTE WRITE)



Remark $\overline{OE}$, I/O10 to I/O18 = Don't care

PACKAGE DRAWINGS

44 PIN PLASTIC TSOP (400mil)




NOTE
Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition

S44G5 80 7JF

ITEM	MILLIMETERS	INCHES
A	18.81 MAX	0.741 MAX
B	1.0 MAX	0.040 MAX
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30 ^{+0.10} _{-0.05}	0.012 ^{+0.004} _{-0.002}
E	0.05 ^{+0.05} _{-0.02}	0.002 ^{+0.002} _{-0.001}
F	1.1 MAX	0.044 MAX
G	0.97	0.038
H	11.76 ^{+0.2} _{-0.1}	0.463 ^{+0.008} _{-0.004}
I	10.16 ^{+0.1} _{-0.05}	0.400 ^{+0.004} _{-0.002}
J	0.8 ^{+0.2} _{-0.1}	0.031 ^{+0.008} _{-0.004}
K	0.125 ^{+0.05} _{-0.02}	0.005 ^{+0.002} _{-0.001}
L	0.5 ^{+0.1} _{-0.05}	0.020 ^{+0.004} _{-0.002}
M	0.13	0.005
N	0.10	0.004

44 PIN PLASTIC TSOP (400mil)




NOTE
Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S44G5-80-7KF

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30 ^{+0.10} _{-0.08}	0.012 ^{+0.004} _{-0.003}
E	0.05 ^{+0.05} _{-0.02}	0.002 ^{+0.002} _{-0.001}
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 ^{+0.2} _{-0.1}	0.463 ^{+0.008} _{-0.004}
I	10.16 ^{+0.1} _{-0.05}	0.400 ^{+0.004} _{-0.002}
J	0.8 ^{+0.2} _{-0.1}	0.031 ^{+0.008} _{-0.004}
K	0.125 ^{+0.018} _{-0.010}	0.005 ^{+0.004} _{-0.002}
L	0.5 ^{+0.1} _{-0.05}	0.020 ^{+0.004} _{-0.002}
M	0.13	0.005
N	0.10	0.004

40PIN PLASTIC SOJ (400 mil)



NOTE
Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P40LE-400A-1

ITEM	MILLIMETERS	INCHES
B	26.29 ^{+0.2} _{-0.35}	1.035 ^{+0.008} _{-0.014}
C	10.16	0.400
D	11.18 ^{±0.2}	0.440 ^{±0.008}
E	1.08 ^{±0.15}	0.043 ^{+0.008} _{-0.007}
F	0.7	0.028
G	3.5 ^{±0.2}	0.138 ^{±0.008}
H	2.4 ^{±0.2}	0.094 ^{+0.009} _{-0.008}
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40 ^{±0.10}	0.016 ^{+0.004} _{-0.005}
N	0.12	0.005
P	9.4 ^{±0.20}	0.370 ^{±0.008}
Q	0.15	0.006
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}

★ RECOMMENDED SOLDERING CONDITIONS

Please consult with our sales offices for soldering conditions of the μPD42S4190, 424190.

TYPE OF SURFACE MOUNT DEVICE

μPD42S4190G5, 424190G5 (44-pin Plastic TSOP) (400 mil)

μPD42S4190LE, 424190LE (40-pin Plastic SOJ) (400 mil)