

MOS INTEGRATED CIRCUIT  
 **$\mu$ PD42S4800, 424800**

**4 M-BIT DYNAMIC RAM  
 512 K-WORD BY 8-BIT, FAST PAGE MODE**

**Description**

The  $\mu$ PD42S4800, 424800 are 524,288 words by 8 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

Besides, the  $\mu$ PD42S4800 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

These are packaged in 28-pin plastic TSOP(II) and 28-pin plastic SOJ.

**Features**

- 524,288 words by 8 bits organization
- Single +5.0 V  $\pm$  10 % power supply
- Fast page mode
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
$\mu$ PD42S4800-60, 424800-60	577.5 mW	60 ns	110 ns	40 ns
$\mu$ PD42S4800-70, 424800-70	550.0 mW	70 ns	130 ns	45 ns
$\mu$ PD42S4800-80, 424800-80	522.5 mW	80 ns	150 ns	50 ns
$\mu$ PD42S4800-10, 424800-10	440.0 mW	100 ns	180 ns	60 ns

- The  $\mu$ PD42S4800 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S4800	1,024 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.825 mW (CMOS level input)
$\mu$ PD424800	1,024 cycles/16 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)

- Multiplexed address inputs ..... Row address: A0-A9, Column address: A0-A8


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μPD42S4800G5-60	60 ns	28-pin plastic TSOP (II) (400 mil)	CAS before RAS self refresh
μPD42S4800G5-70	70 ns		CAS before RAS refresh
μPD42S4800G5-80	80 ns		RAS only refresh
μPD42S4800G5-10	100 ns		Hidden refresh
μPD42S4800LE-60	60 ns	28-pin plastic SOJ (400 mil)	
μPD42S4800LE-70	70 ns		
μPD42S4800LE-80	80 ns		
μPD42S4800LE-10	100 ns		
μPD424800G5-60	60 ns	28-pin plastic TSOP (II) (400 mil)	CAS before RAS refresh
μPD424800G5-70	70 ns		RAS only refresh
μPD424800G5-80	80 ns		Hidden refresh
μPD424800G5-10	100 ns		
μPD424800LE-60	60 ns	28-pin plastic SOJ (400 mil)	
μPD424800LE-70	70 ns		
μPD424800LE-80	80 ns		
μPD424800LE-10	100 ns		

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- V<sub>cc</sub> : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



**Input/Output Pin Functions**

The μPD42S4800, 424800 have input pins  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$ , A0 to A9 and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)	Input	$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address inputs)	Input	Address bus. Input total 19-bit of address signal, upper 10-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word is selected from 524,288-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$ . Then, switch the address bus to column address and activate $\overline{CAS}$ . Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$ .
$\overline{WE}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ .
$\overline{OE}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{OE}$ . If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

**Electrical Specifications**

- All voltages are referenced to GND.
- After power up ( $V_{CC} \geq V_{CC(MIN.)}$ ), wait more than 100 μs ( $\overline{RAS}$ ,  $\overline{CAS}$  inactive) and then, execute eight  $\overline{CAS}$  before  $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{STG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

**Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I <sub>CC1</sub>	RAS, CAS cycling t <sub>RC</sub> = t <sub>RC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 60 ns	105	mA	1, 2, 3
				t <sub>TRAC</sub> = 70 ns	100		
				t <sub>TRAC</sub> = 80 ns	95		
				t <sub>TRAC</sub> = 100 ns	80		
Standby current	μPD42S4800	I <sub>CC2</sub>	RAS, CAS ≥ V <sub>IH(MIN.)</sub> , I <sub>O</sub> = 0 mA RAS, CAS ≥ V <sub>CC</sub> - 0.2 V, I <sub>O</sub> = 0 mA		2	mA	
					0.15		
	μPD424800	RAS, CAS ≥ V <sub>IH(MIN.)</sub> , I <sub>O</sub> = 0 mA RAS, CAS ≥ V <sub>CC</sub> - 0.2 V, I <sub>O</sub> = 0 mA		2			
				1			
RAS only refresh current		I <sub>CC3</sub>	RAS cycling, CAS ≥ V <sub>IH(MIN.)</sub> t <sub>RC</sub> = t <sub>RC(MIN.)</sub> , I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 60 ns	105	mA	1, 2, 3, 4
				t <sub>TRAC</sub> = 70 ns	100		
				t <sub>TRAC</sub> = 80 ns	95		
				t <sub>TRAC</sub> = 100 ns	80		
Operating current (Fast page mode)		I <sub>CC4</sub>	RAS ≤ V <sub>IL(MAX.)</sub> , CAS cycling t <sub>PC</sub> = t <sub>PC(MIN.)</sub> , I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 60 ns	80	mA	1, 2, 5
				t <sub>TRAC</sub> = 70 ns	80		
				t <sub>TRAC</sub> = 80 ns	70		
				t <sub>TRAC</sub> = 100 ns	60		
CAS before RAS refresh current		I <sub>CC5</sub>	RAS cycling t <sub>RC</sub> = t <sub>RC(MIN.)</sub> I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 60 ns	105	mA	1, 2
				t <sub>TRAC</sub> = 70 ns	100		
				t <sub>TRAC</sub> = 80 ns	95		
				t <sub>TRAC</sub> = 100 ns	80		
CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μPD42S4800)		I <sub>CC6</sub>	CAS before RAS refresh : t <sub>RC</sub> = 125.0 μs RAS, CAS : V <sub>CC</sub> - 0.2 V ≤ V <sub>IH</sub> ≤ V <sub>IH(MAX.)</sub> 0 V ≤ V <sub>IL</sub> ≤ 0.2 V  Standby : RAS, CAS ≥ V <sub>CC</sub> - 0.2 V Address : V <sub>IH</sub> or V <sub>IL</sub> WE, OE: V <sub>IH</sub> I <sub>O</sub> = 0 mA	t <sub>TRAS</sub> ≤ 200 ns	200	μA	1, 2
				t <sub>TRAS</sub> ≤ 1 μs	300		
CAS before RAS self refresh current (only for the μPD42S4800)		I <sub>CC7</sub>	RAS, CAS : t <sub>TRASS</sub> = 5 ms V <sub>CC</sub> - 0.2 V ≤ V <sub>IH</sub> ≤ V <sub>IH(MAX.)</sub> 0 V ≤ V <sub>IL</sub> ≤ 0.2 V I <sub>O</sub> = 0 mA		150	μA	2
Input leakage current		I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 5.5 V All other pins not under test = 0 V	-10	+10	μA	
Output leakage current		I <sub>O(L)</sub>	V <sub>O</sub> = 0 to 5.5 V Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage		V <sub>OH</sub>	I <sub>O</sub> = -5.0 mA	2.4		V	
Low level output voltage		V <sub>OL</sub>	I <sub>O</sub> = +4.2 mA		0.4	V	

- Notes 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> and I<sub>CC6</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>PC</sub>).  
 2. Specified values are obtained with outputs unloaded.

6427525 0091714 29T


3.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL (MAX.)}$  and  $\overline{CAS} \geq V_{IH (MIN.)}$ .
4.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
5.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.




**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



**Common to Read, Write, Read Modify Write Cycle**

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		trac = 100 ns		Unit	Notes	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
Read / Write cycle time	trc	110	—	130	—	150	—	180	—	ns		
RAS precharge time	trp	40	—	50	—	60	—	70	—	ns		
CAS precharge time	tcpn	10	—	10	—	10	—	10	—	ns		
RAS pulse width	tr <sub>AS</sub>	60	10,000	70	10,000	80	10,000	100	10,000	ns	1	
CAS pulse width	tc <sub>AS</sub>	15	10,000	20	10,000	20	10,000	25	10,000	ns		
RAS hold time	tr <sub>SH</sub>	15	—	20	—	20	—	25	—	ns		
CAS hold time	tc <sub>SH</sub>	60	—	70	—	80	—	100	—	ns		
RAS to CAS delay time	tr <sub>CD</sub>	20	45	20	50	25	60	25	75	ns	2	
RAS to column address delay time	tr <sub>AD</sub>	15	30	15	35	17	40	17	50	ns	2	
CAS to RAS precharge time	tc <sub>RP</sub>	5	—	5	—	5	—	5	—	ns	3	
Row address setup time	t <sub>ASR</sub>	0	—	0	—	0	—	0	—	ns		
Row address hold time	t <sub>RAH</sub>	10	—	10	—	12	—	12	—	ns		
Column address setup time	t <sub>ASC</sub>	0	—	0	—	0	—	0	—	ns		
Column address hold time	t <sub>CAH</sub>	15	—	15	—	15	—	20	—	ns		
OE lead time referenced to RAS	to <sub>ES</sub>	0	—	0	—	0	—	0	—	ns		
CAS to data setup time	tc <sub>LZ</sub>	0	—	0	—	0	—	0	—	ns		
OE to data setup time	to <sub>LZ</sub>	0	—	0	—	0	—	0	—	ns		
OE to data delay time	to <sub>ED</sub>	15	—	15	—	15	—	20	—	ns		
Transition time (rise and fall)	tr	3	50	3	50	3	50	3	50	ns		
Refresh time	μPD42S4800	tr <sub>EF</sub>	—	128	—	128	—	128	—	128	ms	4
	μPD424800		—	16	—	16	—	16	—	16	ms	

■ 6427525 0091716 062 ■

- Notes 1.** In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles,  $t_{\text{RAS}}(\text{MAX.})$  is 100 μs.  
 If  $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$ ,  $\overline{\text{RAS}}$  precharge time for  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh ( $t_{\text{RPS}}$ ) is applied.
- 2.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

- 3.**  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.
- 4.** This specification is applied only to the μPD42S4800.

**Read Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		$t_{\text{RAC}} = 80 \text{ ns}$		$t_{\text{RAC}} = 100 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	-	60	-	70	-	80	-	100	ns	1
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	-	15	-	20	-	20	-	25	ns	1
Access time from column address	$t_{\text{AA}}$	-	30	-	35	-	40	-	50	ns	1
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	-	15	-	20	-	20	-	25	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	$t_{\text{RAL}}$	30	-	35	-	40	-	50	-	ns	
Read command setup time	$t_{\text{RCS}}$	0	-	0	-	0	-	0	-	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	-	0	-	0	-	0	-	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	-	0	-	0	-	0	-	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	15	0	15	0	15	0	20	ns	3
Output buffer turn-off delay time from $\overline{\text{CAS}}$	$t_{\text{OFF}}$	0	15	0	15	0	15	0	20	ns	3

- Notes 1.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

- 2.** Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
- 3.**  $t_{\text{OFF}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  define the time when the output achieves the condition of Hi-Z and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .

**Write Cycle**

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		trac = 100 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ hold time referenced to $\overline{CAS}$	t <sub>WCH</sub>	10	–	10	–	15	–	20	–	ns	1
$\overline{WE}$ pulse width	t <sub>WP</sub>	10	–	10	–	15	–	20	–	ns	1
$\overline{WE}$ lead time referenced to $\overline{RAS}$	t <sub>RWL</sub>	15	–	20	–	20	–	25	–	ns	
$\overline{WE}$ lead time referenced to $\overline{CAS}$	t <sub>cWL</sub>	15	–	15	–	15	–	20	–	ns	
$\overline{WE}$ setup time	t <sub>WCS</sub>	0	–	0	–	0	–	0	–	ns	2
$\overline{OE}$ hold time	t <sub>oEH</sub>	0	–	0	–	0	–	0	–	ns	
Data-in setup time	t <sub>DS</sub>	0	–	0	–	0	–	0	–	ns	3
Data-in hold time	t <sub>DH</sub>	15	–	15	–	15	–	20	–	ns	3

- Notes**
1. t<sub>WP</sub> (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH</sub> (MIN.) should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS</sub> (MIN.) and t<sub>DH</sub> (MIN.) are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{WE}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	trac = 60 ns		trac = 70 ns		trac = 80 ns		trac = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t <sub>RWC</sub>	150	–	175	–	200	–	240	–	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t <sub>RWD</sub>	80	–	90	–	105	–	130	–	ns	1
$\overline{CAS}$ to $\overline{WE}$ delay time	t <sub>cWD</sub>	35	–	40	–	45	–	55	–	ns	1
Column address to $\overline{WE}$ delay time	t <sub>AWD</sub>	50	–	55	–	65	–	80	–	ns	1

- Note**
1. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (MIN.), t<sub>cWD</sub> ≥ t<sub>cWD</sub> (MIN.), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (MIN.) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

**Fast Page Mode**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		t <sub>RAC</sub> = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast page mode cycle time	t <sub>PC</sub>	40	—	45	—	50	—	60	—	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>ACP</sub>	—	35	—	40	—	45	—	55	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RASP</sub>	60	125,000	70	125,000	80	125,000	100	125,000	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CP</sub>	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	35	—	40	—	45	—	55	—	ns	
Read modify write cycle time	t <sub>PRWC</sub>	80	—	85	—	95	—	115	—	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t <sub>CPWD</sub>	55	—	60	—	70	—	85	—	ns	1


**Note 1.** If  $t_{wCS} \geq t_{wCS}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{rWD} \geq t_{rWD}(\text{MIN.})$ ,  $t_{cWD} \geq t_{cWD}(\text{MIN.})$ ,  $t_{aWD} \geq t_{aWD}(\text{MIN.})$  and  $t_{CPWD} \geq t_{CPWD}(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

**Refresh Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		t <sub>RAC</sub> = 100 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ setup time	t <sub>CSR</sub>	5	—	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	5	—	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ pulse width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>RASS</sub>	100	—	100	—	100	—	100	—	μs	1
$\overline{\text{RAS}}$ precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>RPS</sub>	110	—	130	—	150	—	180	—	ns	1
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>CHS</sub>	-50	—	-50	—	-50	—	-50	—	ns	1
$\overline{\text{WE}}$ hold time	t <sub>WHR</sub>	10	—	15	—	15	—	20	—	ns	


**Note 1.** This specification is applied only to the μPD42S4800.

Read Cycle




■ 6427525 0091720 593 ■

Early Write Cycle




Remark  $\overline{\text{OE}}$  : Don't care

Late Write Cycle




Read Modify Write Cycle








Fast Page Mode Early Write Cycle



Remarks 1.  $\overline{OE}$ : Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

Fast Page Mode Late Write Cycle




**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Read Modify Write Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

**CAS Before RAS Self Refresh Cycle (Only for the μPD42S4800)**



**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$  : Don't care I/O : Hi-Z

**Cautions on Use of CAS Before RAS Self Refresh**

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

**(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.

**(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 1,024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.

**(3) If  $t_{RAS(MIN)}$  is not satisfied at the beginning of CAS before RAS self refresh cycles ( $t_{RAS} < 100 \mu s$ ), CAS before RAS refresh cycles will be executed one time.**

If  $10 \mu s < t_{RAS} < 100 \mu s$ , RAS precharge time for CAS before RAS self refresh ( $t_{RPS}$ ) is applied. And refresh cycles (1,024/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

**CAS Before RAS Refresh Cycle**




**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$ : Don't care I/O: Hi-Z

**RAS Only Refresh Cycle**




**Remark**  $\overline{WE}$ ,  $\overline{OE}$ : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Write)




Remark  $\overline{\text{OE}}$  : Don't care





Package Drawings

28 PIN PLASTIC TSOP(II) (400 mil)



detail of lead end



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.63 MAX.	0.734 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 <sup>+0.08</sup> <sub>-0.07</sub>	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006±0.001
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004
P	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>

S28G5-50-7JD5

6427525 0091732 205

28 PIN PLASTIC SOJ (400 mil)



**NOTE**  
 Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	18.67 <sup>+0.2</sup> <sub>-0.35</sub>	0.735 <sup>+0.008</sup> <sub>-0.013</sub>
C	10.16	0.400
D	11.18±0.2	0.440 <sup>+0.008</sup> <sub>-0.007</sub>
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.6	0.024
G	3.5±0.2	0.138 <sup>+0.008</sup> <sub>-0.007</sub>
H	2.4±0.2	0.094 <sup>+0.008</sup> <sub>-0.007</sub>
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.40±0.20	0.370 <sup>+0.008</sup> <sub>-0.007</sub>
Q	0.15	0.006
T	R0.85	R0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

P28LA-400A-2

**Recommended Soldering Conditions**

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S4800, 424800.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

**Types of Surface Mount Device**

**μPD42S4800G5, 424800G5: 28-pin plastic TSOP (II) (400 mil)**

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days <sup>Note</sup> (10 hours pre-baking is required at 125 °C afterwards)  <b>Cautions</b> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-107-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days <sup>Note</sup> (10 hours pre-baking is required at 125 °C afterwards)  <b>Cautions</b> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	_____

**Note** Exposure limit before soldering after dry-pack package is opened.  
 Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S4800LE, 424800LE: 28-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days <sup>Note</sup> (20 hours pre-baking is required at 125 °C afterwards)  <b>Cautions</b> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-207-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit :7 days <sup>Note</sup> (20 hours pre-baking is required at 125 °C afterwards)  <b>Cautions</b> 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	_____

**Note** Exposure limit before soldering after dry-pack package is opened.  
 Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for "Partial heating method".