

NEC

MOS INTEGRATED CIRCUIT

μ PD42S4800L, 424800L

3.3 V OPERATION 4 M-BIT DYNAMIC RAM 512 K-WORD BY 8-BIT, FAST PAGE MODE

DESCRIPTION

The μ PD42S4800L, 424800L are 524 288 words by 8 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

Besides, the μ PD42S4800L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These devices are packed in 28-pin plastic TSOP, 28-pin plastic SOJ and 28-pin plastic ZIP.

FEATURES

- 524 288 words by 8 bits organization
- Single +3.3 V \pm 0.3 V power supply
- Fast access and cycle time

★

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μ PD42S4800L-A70, 424800L-A70	288.0 mW	70 ns	130 ns	45 ns
μ PD42S4800L-A80, 424800L-A80	252.0 mW	80 ns	150 ns	50 ns
μ PD42S4800L-A10, 424800L-A10	216.0 mW	100 ns	180 ns	60 ns

- The μ PD42S4800L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S4800L	1 024 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.36 mW (CMOS level input)
μ PD424800L	1 024 cycles/16 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)

- Multiplexed address inputs ... Row address : A0 to A9, Column address : A0 to A8

The information in this document is subject to change without notice.

★ ORDERING INFORMATION

Part number	Access time (MAX.)	Package	Refresh
μPD42S4800LG5-A70-7JD	70 ns	28-pin Plastic TSOP (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD42S4800LG5-A80-7JD	80 ns		
μPD42S4800LG5-A10-7JD	100 ns		
μPD42S4800LG5-A70-7KD	70 ns	28-pin Plastic TSOP (Reverse bent) (400 mil)	
μPD42S4800LG5-A80-7KD	80 ns		
μPD42S4800LG5-A10-7KD	100 ns		
μPD42S4800LLE-A70	70 ns	28-pin Plastic SOJ (400 mil)	
μPD42S4800LLE-A80	80 ns		
μPD42S4800LLE-A10	100 ns		
μPD42S4800LV-A70	70 ns	28-pin Plastic ZIP (400 mil)	
μPD42S4800LV-A80	80 ns		
μPD42S4800LV-A10	100 ns		
μPD424800LG5-A70-7JD	70 ns	28-pin Plastic TSOP (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh $\overline{\text{RAS}}$ only refresh Hidden refresh
μPD424800LG5-A80-7JD	80 ns		
μPD424800LG5-A10-7JD	100 ns		
μPD424800LG5-A70-7KD	70 ns	28-pin Plastic TSOP (Reverse bent) (400 mil)	
μPD424800LG5-A80-7KD	80 ns		
μPD424800LG5-A10-7KD	100 ns		
μPD424800LLE-A70	70 ns	28-pin Plastic SOJ (400 mil)	
μPD424800LLE-A80	80 ns		
μPD424800LLE-A10	100 ns		
μPD424800LV-A70	70 ns	28-pin Plastic ZIP (400 mil)	
μPD424800LV-A80	80 ns		
μPD424800LV-A10	100 ns		


QUALITY GRADE

STANDARD


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

PIN CONFIGURATIONS (Marking side)

**28-pin Plastic TSOP
(400 mil)**




**28-pin Plastic TSOP
(Reverse bent) (400 mil)**




- A0 to A9 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{CAS}}$: Column Address Strobe
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection

**28-pin Plastic SOJ
(400 mil)**




**28-pin Plastic ZIP
(400 mil)**



- A0 to A9 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Supply Voltage
- GND : Ground
- NC : No Connection

BLOCK DIAGRAM



INPUT/OUTPUT PIN FUNCTIONS

The μ PD42S4800L, 424800L have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, A0 to A9 and input/output pins I/O1 to I/O8.

Pin name	Input/ Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address (A0 to A9) and selecting a corresponding word line. It refreshes memory cell array of one line (4 096-bit) selected by the row address (A0 to A9). It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address (A0 to A8) and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address input)	Input	10-bit address bus. Input total 19-bit of address signal, upper 10-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word (8-bit) is selected from 524 288-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating RAS. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when RAS and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of RAS and $\overline{\text{CAS}}$.
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data input/output)	Input/ Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

ELECTRICAL SPECIFICATIONS NOTES 1, 2**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	CONDITION	RATING	UNIT
Voltage on Any Pin Relative to GND	V_T		-0.5 to +4.6	V
Supply Voltage	V_{CC}		-0.5 to +4.6	V
Output Current	I_O		20	mA
Power Dissipation	P_D		1	W
Operating Temperature	T_{opt}		0 to +70	$^{\circ}C$
Storage Temperature	T_{stg}		-55 to +125	$^{\circ}C$

Remark Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{CC}		3.0	3.3	3.6	V
High Level Input Voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low Level Input Voltage	V_{IL}		-0.3		+0.8	V
Ambient Temperature	T_a		0		70	$^{\circ}C$

CAPACITANCE ($T_a = +25^{\circ}C$, $f = 1$ MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Capacitance	C_{I1}	A0 to A9			5	pF
	C_{I2}	RAS, CAS, WE, OE			7	pF
Data Input/Output Capacitance	C_D	I/O1 to I/O8			7	pF

★ DC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)

PARAMETER		SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTES
Operating current		I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	80	mA	3,4
				$t_{\text{RAC}} = 80 \text{ ns}$	70		
				$t_{\text{RAC}} = 100 \text{ ns}$	60		
Standby current	μ PD42S4800L	I _{CC2}	$V_{\text{IH}(\text{MIN})} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$		0.5	mA	
	μ PD424800L		$V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$		0.1		
			$V_{\text{IH}(\text{MIN.})} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$		2		
			$V_{\text{CC}} - 0.2 \text{ V} \leq \overline{\text{RAS}}, \overline{\text{CAS}}$		0.5		
$\overline{\text{RAS}}$ only refresh current		I _{CC3}	$\overline{\text{RAS}}$ Cycling, $V_{\text{IH}(\text{MIN.})} \leq \overline{\text{CAS}}$ $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	80	mA	3,4
				$t_{\text{RAC}} = 80 \text{ ns}$	70		
				$t_{\text{RAC}} = 100 \text{ ns}$	60		
Operating current (Fast page mode)		I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX.})}$ $\overline{\text{CAS}}$ Cycling $t_{\text{PC}} = t_{\text{PC}(\text{MIN})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	70	mA	3,4
				$t_{\text{RAC}} = 80 \text{ ns}$	60		
				$t_{\text{RAC}} = 100 \text{ ns}$	50		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I _{CC5}	$\overline{\text{RAS}}$ Cycling, $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 70 \text{ ns}$	80	mA	3,4
				$t_{\text{RAC}} = 80 \text{ ns}$	70		
				$t_{\text{RAC}} = 100 \text{ ns}$	60		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (1 024 cycles/128 ms, only for μ PD42S4800L)		I _{CC6}	Standby : $\overline{\text{RAS}}, \overline{\text{CAS}}, V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX.})}$ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh : 1 024 cycles/128 ms $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX.})}$ OE : V_{IH} Address input, WE : V_{IH} or V_{IL} Output : Hi-Z	$t_{\text{RAS}} \leq 200 \text{ ns}$	100	μ A	3,4
				$t_{\text{RAS}} \leq 1 \mu\text{s}$	150		
Self refresh current ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, only for μ PD42S4800L)		I _{CC7}	$I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} : 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH}(\text{MAX.})}$		100	μ A	
Input leakage current		I _{I(L)}	$V_i = 0 \text{ to } 3.6 \text{ V}$ all other pins except for testing pin = 0 V	-5	+5	μ A	
Output leakage current		I _{O(L)}	Outputs are disabled (Hi-Z) $V_o = 0 \text{ to } 3.6 \text{ V}$	-5	+5	μ A	
High level output voltage		V _{OH}	$I_o = -2.0 \text{ mA}$	2.4		V	
Low level output voltage		V _{OL}	$I_o = 2.0 \text{ mA}$		0.4	V	

AC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted) NOTES 5, 6

(1/2)



PARAMETER	SYMBOL	t _{RAC} = 70 ns		t _{RAC} = 80 ns		t _{RAC} = 100 ns		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t _{RC}	130		150		180		ns	7
Read Modify Write Cycle Time	t _{RWC}	175		200		245		ns	7
Fast Page Mode Cycle Time	t _{PC}	45		50		60		ns	7
Read Modify Write Cycle Time (Fast Page Mode)	t _{PRWC}	90		100		120		ns	7
Access Time from $\overline{\text{RAS}}$	t _{RAC}		70		80		100	ns	8, 9
Access Time from $\overline{\text{CAS}}$	t _{CAC}		20		20		25	ns	8, 9
Access Time from Column Address	t _{AA}		35		40		50	ns	8, 9
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}		40		45		55	ns	9
CAS to Output Data Setup Time	t _{CLZ}	0		0		0		ns	9
Output Buffer Turn-off Delay Time ($\overline{\text{CAS}}$)	t _{OFF}	0	15	0	15	0	20	ns	10
Transition Time (nse and fall)	t _T	3	50	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	50		60		70		ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RS}	70	10 000	80	10 000	100	10 000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RSP}	70	125 000	80	125 000	100	125 000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	20		20		25		ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	70		80		100		ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	20	10 000	20	10 000	25	10 000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	35	15	40	17	50	ns	8
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10		10		10		ns	11
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t _{CP}	10		10		10		ns	
Row Address Setup Time	t _{ASR}	0		0		0		ns	
Row Address Hold Time	t _{RAH}	10		10		12		ns	
Column Address Setup Time	t _{ASC}	0		0		0		ns	
Column Address Hold Time	t _{CAH}	15		15		20		ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CPN}	10		10		10		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t _{RAL}	35		40		50		ns	
Read Command Setup Time	t _{RCS}	0		0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		ns	12
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		ns	12
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{WCH}	10		15		20		ns	13
Write Command Pulse Width	t _{WP}	10		15		20		ns	13
Write Command Lead Time Referenced to $\overline{\text{RAS}}$	t _{RWL}	20		20		25		ns	
Write Command Lead Time Referenced to $\overline{\text{CAS}}$	t _{CWL}	15		15		20		ns	
Data-in Setup Time	t _{DS}	0		0		0		ns	14
Data-in Hold Time	t _{DH}	15		15		20		ns	14


(2/2)

PARAMETER		SYMBOL	t _{RAC} = 70 ns		t _{RAC} = 80 ns		t _{RAC} = 100 ns		UNIT	NOTES
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Refresh Time	μ PD42S4800L	t _{REF}		128		128		128	ms	16
	μ PD424800L			16		16		16	ms	
Write Command Setup Time		t _{WCS}	0		0		0		ns	15
CAS to $\overline{\text{WE}}$ Delay Time		t _{CWD}	40		45		55		ns	15
RAS to $\overline{\text{WE}}$ Delay Time		t _{RWD}	90		105		130		ns	15
CAS Precharge Delay Time Referenced to $\overline{\text{WE}}$ (Fast Page Mode)		t _{CPWD}	60		70		85		ns	15
Column Address Delay Time Referenced to $\overline{\text{WE}}$		t _{AWD}	55		65		80		ns	15
CAS Setup Time (CAS before RAS Refresh)		t _{CSR}	5		5		5		ns	
CAS Hold Time (CAS before RAS Refresh)		t _{CHR}	10		10		10		ns	
RAS Precharge CAS Hold Time		t _{RPC}	10		10		10		ns	
OE to RAS inactive Setup Time		t _{OES}	0		0		0		ns	
Access Time from $\overline{\text{OE}}$		t _{OEA}		20		20		25	ns	9
OE Data Delay Time		t _{OED}	15		15		20		ns	
Output Buffer Turn-off Delay Time ($\overline{\text{OE}}$)		t _{OEZ}	0	15	0	15	0	20	ns	10
OE Output Data Setup Time		t _{OLZ}	0		0		0		ns	
OE Hold Time		t _{OEH}	0		0		0		ns	
RAS Hold Time Referenced to CAS Precharge		t _{RHCP}	40		45		55		ns	
RAS Pulse Width (CAS before RAS Self Refresh)		t _{RASS}	100		100		100		μ s	16
RAS Precharge Time (CAS before RAS Self Refresh)		t _{RPS}	130		150		180		ns	16
CAS Hold Time (CAS before RAS Self Refresh)		t _{CHS}	-50		-50		-50		ns	16


NOTES

1. All voltages are referenced to GND.
2. An initial pause of 100 μs is required after power up followed by 8 $\overline{\text{RAS}}$ only refresh cycles before proper device operation is achieved. In case of using internal address refresh counter, a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles instead of 8 $\overline{\text{RAS}}$ only refresh cycles are required.
3. Icc1 , Icc3 , Icc4 , Icc5 , and Icc6 depend on trc and trc . Specified values are obtained with outputs open.
4. Address can be changed once or less while $\overline{\text{RAS}} = \text{VIL}$ and $\overline{\text{CAS}} = \text{VIH}$.
5. AC measurements assume $\text{tr} = 5 \text{ ns}$.
6. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification




7. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($T_a = 0$ to 70°C) is assured.
8. In random read cycle, the access time is changed by the conditions of trAD and trCD as follows.

CONDITION	ACCESS TIME
$\text{trAD} \leq \text{trAD (MAX.)}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAC (MAX.)
$\text{trAD (MAX.)} \leq \text{trAD}$ and $\text{trCD} \leq \text{trCD (MAX.)}$	trAA (MAX.)
$\text{trCD (MAX.)} \leq \text{trCD}$	trAC (MAX.)


trAD (MAX.) and trCD (MAX.) indicate the points which the access time changes and are not the limits of operation.

9. Loading conditions are 1 TTL and 100 pF.
10. tOFF (MAX.) and tOEZ (MAX.) define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .
11. tCRP (MIN.) requirement should be applicable for $\overline{\text{RAS}} / \overline{\text{CAS}}$ cycles preceded by any cycles.
12. Either trCH (MIN.) or trRH (MIN.) must be satisfied for a read cycle.
13. tWP (MIN.) is applicable for late write cycle or read modify write cycle. In early write cycles, twCH (MIN.) should be satisfied.
14. This specification is referenced to $\overline{\text{CAS}}$ falling edge in early write cycles and to $\overline{\text{WE}}$ falling edge in late write or read modify write cycles.
15. twCS , trWD , tcWD , tAWD and tcpWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $\text{twCS (MIN.)} \leq \text{twCS}$, the cycle is an early write cycle and the data out pins will remain Hi-Z through the entire cycle. If $\text{trWD (MIN.)} \leq \text{trWD}$, $\text{tcWD (MIN.)} \leq \text{tcWD}$, $\text{tAWD (MIN.)} \leq \text{tAWD}$ and $\text{tcpWD (MIN.)} \leq \text{tcpWD}$, the cycle is a read modify write cycle and condition of the data out (at access time) is indeterminate.
16. This specification is applicable only for μPD42S4800L.

READ CYCLE




EARLY WRITE CYCLE




Remark \overline{OE} = Don't Care


LATE WRITE CYCLE



READ MODIFY WRITE CYCLE




FAST PAGE MODE READ CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle


FAST PAGE MODE EARLY WRITE CYCLE



Remark OE = Don't Care


In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE LATE WRITE CYCLE




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE READ MODIFY WRITE CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

★ **CAS BEFORE RAS SELF REFRESH CYCLE (Only for μ PD42S4800L)**

Remark Address, \overline{WE} , \overline{OE} = Don't care I/O1 to I/O8 = Hi - Z

How to use \overline{CAS} before \overline{RAS} self refresh mode.

\overline{CAS} before \overline{RAS} self refresh mode can't be used by itself. It must be used with performing one of 3 refreshes below.

- **When using distributed \overline{CAS} before \overline{RAS} refresh**

Refresh 1 024 times during 128 ms before set into the \overline{CAS} before \overline{RAS} self refresh mode and after reset.


- **When using burst \overline{CAS} before \overline{RAS} refresh**

Refresh 1 024 times during 16 ms before set into the \overline{CAS} before \overline{RAS} self refresh mode and after reset.

- **When using \overline{RAS} only refresh**


Refresh against all refresh addresses during 16 ms before set into the \overline{CAS} before \overline{RAS} self refresh mode and after reset.

CAS BEFORE RAS HIDDEN REFRESH CYCLE




Remark Address, \overline{WE} , \overline{OE} = Don't care I/O1 to I/O8 = Hi - Z

RAS ONLY REFRESH CYCLE




Remark \overline{WE} , \overline{OE} = Don't care I/O1 to I/O8 = Hi - Z

HIDDEN REFRESH CYCLE



PACKAGE DRAWINGS

28 PIN PLASTIC TSOP (400mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.




S28G5 50 7JD 1

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 ^{+0.10}	0.016 ^{+0.004}
E	0.05 ^{+0.05}	0.002 ^{+0.002}
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 ^{+0.2}	0.463 ^{+0.008}
I	10.16 ^{+0.1}	0.400 ^{+0.004}
J	0.8 ^{+0.2}	0.031 ^{+0.008}
K	0.125 ^{+0.10}	0.005 ^{+0.004}
L	0.5 ^{+0.1}	0.020 ^{+0.004}
M	0.21	0.009
N	0.10	0.004

28 PIN PLASTIC TSOP (400mil)



detail of lead end




S28G5-50-7KD-1

NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.81 MAX	0.741 MAX.
B	1.15 MAX	0.046 MAX
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 ^{+0.10}	0.016 ^{+0.004}
E	0.05 ^{+0.05}	0.002 ^{+0.002}
F	1.1 MAX	0.044 MAX
G	0.97	0.038
H	11.76 ^{+0.2}	0.463 ^{+0.008}
I	10.16 ^{+0.1}	0.400 ^{+0.004}
J	0.8 ^{+0.2}	0.031 ^{+0.008}
K	0.125 ^{+0.10}	0.005 ^{+0.004}
L	0.5 ^{+0.1}	0.020 ^{+0.004}
M	0.21	0.009
N	0.10	0.004

28PIN PLASTIC SOJ (400 mil)




P28LA-400A-1

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T P) at maximum material condition

ITEM	MILLIMETERS	INCHES
B	18.67 ^{-0.35}	0.735 ^{+0.009}
C	10.16	0.400
D	11.18 ^{+0.2}	0.440 ^{+0.009}
E	1.08 ^{+0.15}	0.043 ^{+0.006}
F	0.6	0.024
G	3.5 ^{+0.2}	0.138 ^{+0.009}
H	2.4 ^{+0.2}	0.094 ^{+0.009}
I	0.8 MIN	0.031 MIN
J	2.6	0.102
K	1.27 (T P)	0.050 (T P)
M	0.40 ^{+0.10}	0.016 ^{+0.004}
N	0.12	0.005
P	9.40 ^{+0.20}	0.370 ^{+0.009}
Q	0.15	0.006
T	RO 85	RO 033
U	0.20 ^{+0.10}	0.008 ^{+0.004}

28PIN PLASTIC ZIP (400mil)



NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

P28V-254-400A

ITEM	MILLIMETERS	INCHES
A	36.83 MAX.	1.450 MAX.
F	0.5 ^{+0.1}	0.020 ^{-0.004}
G	φ0.25	φ0.010
H	2.54	0.100
I	1.27	0.050
J	1.27 MAX.	0.050 MAX.
K	1.0 MIN.	0.039 MIN.
M	8.9 MAX.	0.350 MAX.
N	2.8 ^{+0.2}	0.110 ^{-0.008}
Q	10.16 MAX.	0.400 MAX.
V	0.25 ^{-0.018}	0.010 ^{-0.003}
W	2.54	0.100
Y	3.3 ^{+0.5}	0.130 ^{+0.02}

RECOMMENDED SOLDERING CONDITIONS

★

Please consult with our sales offices for soldering conditions of the μ PD42S4800L, 424800L.

TYPE OF SURFACE MOUNT DEVICE

μ PD42S4800LG5, 424800LG5 (28-pin Plastic TSOP) (400 mil)

μ PD42S4800LLE, 424800LLE (28-pin Plastic SOJ) (400 mil)

TYPE OF THROUGH HOLE MOUNT DEVICE

μ PD42S4800LV, 424800LV (28-pin Plastic ZIP) (400 mil)