

Cascadeable 8K x 9 FIFO Cascadeable 16K x 9 FIFO

Features

- 8K x 9 FIFO buffer memory (4210) or 16K x 9 FIFO buffer memory (4220)
- Asynchronous read/write
- High-speed 25-MHz read/write
- Pin-compatible with 7C42X series of monolithic FIFOs
- Low operating power
 - $-I_{CC}$ (max.) = 540 mA (commercial)
- 600-mil DIP package
- Empty, full flags
- Small PCB footprint
 - 0.88 sq. in.
- Expandable in depth and width


Functional Description

The CYM4210 is a first-in first-out (FIFO) memory module that is 8,192 words by 9 bits wide. The CYM4220 is 16,384 words by 9 bits wide. Each is offered in a 600-mil-wide DIP package. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the

serial addition of propagation delays so that throughput is not reduced. Data is steered in a similar manner.

The read and write operations may be asynchronous; each can occur at a rate of 25 MHz. The write operation occurs when the write (W) signal is LOW. Read occurs when read (R) goes LOW. The 9 data outputs go to the high-impedance state when R is HIGH.

In the depth expansion configuration the (XO) pin provides the expansion out information that is used to tell the next FIFO that it will be activated.





Selection Guide

		4210-30 4220-30	4210-40 4220-40	4210-50 4220-50	4210-65 4220-65
Frequency (MHz)		25	20	15.4	12.5
Access Time (ns)		30	40	50	65
Maximum Operating	Commercial	540	540	540	540
Current (mA)	Military		640	640	640

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature - 65°C to +150°C

Ambient Temperature with

Power Applied - 55°C to +125°C

Supply Voltage to Ground Potential (Pin 28 to Pin 14) - 0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State - 0.5V to +7.0V

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to + 70°C	5V ± 10%
Industrial	- 40°C to + 85°C	5V ± 10%
Military ^[1]	- 55°C to + 125°C	5V ± 10%

Electrical Characteristics Over the Operating Range

	-	S Over the Operating Range		4210 4220		
Parameters	Parameters Description Test Condition			Min.	Max.	Units
V _{OH}	Output HIGH Voltage	$V_{\rm CC} = Min., I_{\rm OH} = -2.0 \text{mA}$		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$			0.4	V
V _{IH} [2]	Input HIGH Voltage		Com'l	2.0	v_{∞}	V
· IH-	1		Mil/Ind	2.2	v_{∞}	V
V _{IL}	Input LOW Level			- 0.5	0.8	V
I _{IX}	Input Current	$GND \le V_1 \le V_{CC}$		- 10	+10	μΑ
Ioz	Output Leakage Current	$\overline{R} \ge V_{IH}, GND \le V_O \le V_{CC}$		- 10	+10	μΑ
I _{CC}	Operating Current	V _{CC} = Max., I _{OUT} = 0 mA, f _{MAX} , Outputs Open	Com'l		540	mA
			Mil/Ind		640	mA
I _{SB1}	Standby Current	All Inputs = V_{IH} Min., V_{CC} = Max. f_{MAX} , I_{OUT} = 0 mA	Com'l		100	mA
	1		Mil/Ind		120	mA
I _{SB2}	Power-Down Current	All Inputs, $V_{CC} = 0.2 \le V_{IN} \le 0.2$,	Com'l		80	mA
1582			Mil/Ind	1	100	mA


Capacitance


Capacitance						
Parameters	Description	Test Conditions	Max.	Units		
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	30	pF		
Cour	Output Capacitance	$\overrightarrow{V}_{CC} = 4.5 \mathring{V}$	30	pF		

Notes:
1. T_A is the "instant on" case temperature.

XI must use CMOS levels with V_{IH} ≥ 3.5V (CYM4220 only).

AC Test Loads and Waveforms





4210-4



Switching Characteristics Over the Operating Range [3,4,5]

		Spec30		Spec40		Spec 50		Spec65		
Parameters	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	40		50		65		80		ns
t _A	Access Time		30		40		50		65	ns
t _{RR}	Read Recovery Time	10		10		15		15		ns
t _{PR}	Read Pulse Width	30		40		50		65		ns
t _{LZR}	Read LOW to Low Z	3		3		3		3		ns
t _{DVR}	Read HIGH to Data Valid	3		3		3		3		ns
t _{HZR}	Read HIGH to High Z		20		25		30	1	30	ns
twc	Write Cycle Time	40		50		65		80		ns
tpw	Write Pulse Width	30		40		50		65		ns
tHWZ	Write HIGH to Low Z	10		10		15		15		ns
t _{WR}	Write Recovery Time	10		10		15		15		ns
t _{SD}	Data Set-Up Time	18		20		30		30		ns
t _{HD}	Data Hold Time	0		0		5		10		ns
t _{MRSC}	MR Cycle Time	40		50		65		80		ns
t _{PMR}	MR Pulse Width	30		40		50		65		ns
t _{RMR}	MR Recovery Time	10		10		15		15		ns
t _{RPW}	Read HIGH to MR HIGH	30		40		50		65		ns
t _{WPW}	Write HIGH to MR HIGH	30		40		50		65		ns
t _{EFL}	MR to EF LOW		40		50		65		80	ns
t _{FFH}	MR to FF HIGH		40		50		65		80	ns
tREF	Read LOW to EF LOW		30		40		50		60	ns
t _{RFF}	Read HIGH to FF HIGH		30		40		50		60	ns
twer	Write HIGH to EF HIGH		30		40		50		60	ns
tWFF	Write LOW to FF LOW		30		40		50		60	ns
t _{RAE}	Effective Read from Write HIGH		30		40		50		60	ns
t _{RPE}	Effective Read Pulse Width After EF HIGH	30		40		50		65		ns
t _{WAF}	Effective Write from Read HIGH		30		40		50		60	ns
t _{WPF}	Effective Write Pulse Width After FF HIGH	30		40		50		65		ns
tXOL	Expansion Out LOW Delay from Clock		30		40		50		60	ns
t _{XOH}	Expansion Out HIGH Delay from Clock		30		40		50		60	ns

Notes:

3. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified IO1/IOH and 30-pF load capacitance, as in part (a) of AC Test Load and Waveform, unless otherwise specified.


 t_{HZR} transition is measured at ± 500 mV from V_{OL} and -500 mV from V_{OH}, t_{DVR} transition is measured at the 1.5V level, t_{HWZ} and t_{LZR} transition is measured at ± 100 mV from the steady state.

there and town use capacitance loading as in part (b) of AC Test Load and Waveform.




Switching Waveforms


Aynchronous Read and Write Timing Diagram



Last Write to First Read Full Flag Timing Diagram











Switching Waveforms (continued)


Master Reset Timing Diagram



Empty Flag and Read Bubble-Through Mode Timing Diagram




Full Flag and Write Bubble-Through Mode Timing Diagram





Switching Waveforms (continued)

Expansion Timing Diagram



- Notes: 6. t_M
- $t_{MRSC} = t_{PMR} + t_{RMR}$.

 W and $\overline{R} \ge V_{IH}$ for at least t_{WPW} or t_{RPR} before the rising edge of \overline{MR} .
- Expansion Out of Device 1 (\overline{XO}_1) is connected to Expansion In of Device 2 (\overline{XI}_2).



Architecture

The CYM4210 FIFO module is an array of 8,192 words of 9 bits each and is implemented using four 2K x 9 monolithic FIFOs. The CYM4220 is an array of 16,384 words of 9 bits each and is implemented using four 4K x 9 monolithic FIFOs. Each version has full and empty flags, but since the FIFOs are internally cascaded using the depth mode, the half full and retransmit features are not available.

Pinout of the CYM4210 and CYM4220 are compatible with industry standard 28-pin DIP. The functionality is compatible with monolithic FIFO devices and with other FIFO modules.

Resetting the FIFO

Upon power-up, the FIFO must be reset with a master reset (MR) cycle. This causes the FIFO to enter the empty condition signified by the empty flag (EF) being LOW and full flag (FF) resetting to HIGH. Read (R) and write (W) must be HIGH t_{RPW}/t_{WPW} before and t_{RMR} after the rising edge of MR for a valid reset cycle.

Writing Data to the FIFO

The availability of an empty location is indicated by the HIGH state of the full flag (FF). A falling edge of write (W) initiates a write cycle. Data appearing at the inputs (D_0-D_8) t_{SD} before and t_{HD} after the rising edge of W will be stored sequentially in the FIFO.

The empty flag (EF) LOW to HIGH transition occurs twee after the first LOW to HIGH transition on the write clock of an empty FIFO. The full flag (FF) goes LOW on the falling edge of W during the cycle in which the last available location in the FIFO is written, prohibiting overflow. FF goes HIGH t_{RFF} after the completion of a valid read of a full FIFO.

Reading Data from the FIFO

The falling edge of read (R) initiates a read cycle if the empty flag (EF) is not LOW. Data outputs (Q_0-Q_8) are in a high-impedance condition between read operations $(R\ HIGH)$, when the FIFO is empty, or when the FIFO is in the depth expansion mode but is not the active device.

The falling edge of \overline{R} during the last read cycle before the empty condition triggers a HIGH to LOW transition of \overline{EF} , prohibiting any further read operations until tweef after a valid write.

Single Device Mode

Single device mode is entered by connecting \overline{FL} to ground and connecting \overline{XO} to \overline{XI} (see Figure 1).

Width Expansion Mode

FIFOs can be expanded in width to provide word widths greater than 9 bits in increments of 9 bits. Devices are connected similar to the single device mode but with control line inputs in common to all devices. Flag outputs from any device can be monitored (see Figure 2).

Depth Expansion Mode

Depth expansion mode (see Figure 3) is entered when, during a \overline{MR} cycle, expansion out (XO) of one device is connected to expansion in (XI) of the next device, with \overline{XO} of the last device connected to XI of the first device. In the depth expansion mode the first load (FL) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the




Figure 1. Single Device Mode




Figure 2. Width Expansion Mode

correct FIFO, XO is pulsed LOW when the last physical location of the previous FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time. All other devices are in standby.

FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9 bits. When expanding in depth, a composite FF and EF must be created by ORing the FFs together and the EFs together.






Figure 3. Depth Expansion Mode



Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CYM4210HD-30C	HD10	Commercial
40	CYM4210HD-40C	HD10	Commercial
1	CYM4210HD-40MB	HD10	Military
50	CYM4210HD-50C	HD10	Commercial
1	CYM4210HD-50MB	HD10	Military
65	CYM4210HD-65C	HD10	Commercial
	CYM4210HD-65MB	HD10	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CYM4220HD-30C	HD10	Commercial
40	CYM4220HD-40C	HD10	Commercial
1	CYM4220HD-40MB	HD10	Military
50	CYM4220HD-50C	HD10	Commercial
1	CYM4220HD-50MB	HD10	Military
65	CYM4220HD-65C	HD10	Commercial
	CYM4220HD-65MB	HD10	Military

Document #: 38-M-00033A