

# -DAC-01

**ABSOLUTE MAXIMUM RATINGS** (See Note 3)

Operating Temperature	
DAC-01A, DAC-01, DAC-01B,	
DAC-01F	-55°C to +125°C
DAC-01C, DAC-01H, DAC-01D	0°C to +70°C
DICE Junction Temperature (T <sub>J</sub> )	-65°C to +150°C
V+ Supply Voltage to Ground	0 to +18V
V- Supply Voltage to Ground	0 to -18V
Logic Input to Ground	-0.7 to +6V
Internal Power Dissipation (Note 1)	500mW

Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C
Output Short-Circuit Duration (Note 2)	Indefinite

**NOTES:**

1. Rating applies to ambient temperatures of 100°C. For temperatures above 100°C, derate linearly at 10mW/°C.
2. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.
3. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

**ELECTRICAL CHARACTERISTICS** at V<sub>S</sub> = ±15V and over the rated operating temperature range, unless otherwise noted.

PARAMETER	SYMBOL	DAC-01A	DAC-01	DAC-01B	DAC-01F	DAC-01C	DAC-01H	DAC-01D	UNITS
Output Options		Unipolar Bipolar	Unipolar Bipolar	Unipolar Bipolar	Unipolar	Unipolar Bipolar	Unipolar	Unipolar Bipolar	
Temperature Range	T <sub>A</sub>	-55/+125	-55/+125	-55/+125	-55/+125	0/+70	0/+70	0/+70	°C
Nonlinearity 25°C/Maximum	NL	±0.20	±0.40	±0.40	±0.40	±0.40	±0.40	±0.78	%FS
Nonlinearity Over Temperature — Maximum	NL	±0.30	±0.45	±0.45	±0.45	±0.45	±0.45	±0.78	%FS
Full-Scale Tempo — Maximum	T <sub>C</sub>	±80	±80	±120	±80	±160	±160	±160	ppm/°C
Unipolar Zero-Scale Output Voltage — Maximum (Notes 1, 2)	V <sub>ZS</sub>	25	25	25	40	25	40	50	mV


**ELECTRICAL CHARACTERISTICS** for all DAC-01 grades, V<sub>S</sub> = ±15V and over the rated operating temperature range unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	DAC-01 TYP	MAX	UNITS
Unipolar Full Range Output Voltage (Note 3)	V <sub>FR</sub>	2kΩ load, logic ≤ 0.8V, short pin 13 to pin 14, Short pin 12 to Ground and pin 10 to pin 11.	+10.0	—	+11.75	V
Bipolar Output Voltage (Note 3) ±5 Volt Range	V <sub>FR+</sub> V <sub>FR-</sub>	2kΩ load, short pin 11 to pin 12. Short pin 13 to pin 14, short pin 10 to pin 11. Logic Inputs ≤ 0.8V Logic Inputs ≥ 2.0V Open pin 10	+4.93 -5.94	—	+5.94 -4.93	V
±10 Volt Range	V <sub>FR+</sub> V <sub>FR-</sub>	Logic Inputs ≤ 0.8V Logic Inputs ≥ 2.0V	+9.86 -11.89	—	+11.89 -9.86	V
Bipolar Offset Voltage (Note 1) ±1/2 ( V <sub>FR+</sub> -  V <sub>FR-</sub>  )		±5 Volt Range ±10 Volt Range	— —	±40 ±80	±70 ±140	mV
Resolution			6	6	—	Bits
Logic Input "0"	V <sub>INL</sub>		—	—	0.8	V
Logic Input "1"	V <sub>INH</sub>		2	—	—	V
Logic Input Current, Each Input	I <sub>IN</sub>		—	±2	±8	μA
Power Supply Sensitivity	P <sub>SS</sub>	±12V ≤ V <sub>S</sub> ≤ ±18V V <sub>FS</sub> ≈ 10.0V	—	±0.01	±0.15	%V <sub>FS</sub> /V
Power Consumption	P <sub>d</sub>	No Load	—	200	250	mW
Supply Current	I <sub>+</sub> I <sub>-</sub>	V <sub>+</sub> = +15V V <sub>-</sub> = -15V Logic Inputs ≤ 0.8V	— —	— —	8.58 8.08	mA
Setting Time to ±1/2 LSB (Note 4)	t <sub>S</sub>	2.0V ≤ Logic Level ≤ 0.8V T <sub>A</sub> = 25°C	—	1.5	3	μs

**NOTES:**

1. Zero-scale or bipolar offset voltage can be trimmed to zero volts or to the exact one's or two's complement condition with an external resistor network to pin 11.
2. Logic input voltage ≥ 2.0 volts.
3. Full-scale is adjustable to precisely 10 volts for unipolar operation and 10 volt or 20 volt peak-to-peak bipolar operation with an external 500 ohm potentiometer from pin 14 to V<sub>-</sub>.
4. Guaranteed by design.

## DICE CHARACTERISTICS



1. B1 (MSB)
2. B2
3. B3
4. B4
5. B5
6. B6 (LSB)
7. V+
8. ANALOG OUTPUT
9. GROUND
10. SCALE FACTOR
11. SUM NODE
12. BIPOLAR/UNIPOLAR
13. V-
14. FULL-SCALE TRIM

DIE SIZE  $0.092 \times 0.054$  inch, 4968 sq. mils ( $2.34 \times 1.37$  mm, 3.21 sq. mm)

For additional DICE information refer to Section 2.

### **WAFER TEST LIMITS** at $T_A = 25^\circ\text{C}$ .

PARAMETER	SYMBOL	CONDITIONS	DAC-01N BIPOLAR AND UNIPOLAR LIMIT	DAC-01G BIPOLAR AND UNIPOLAR LIMIT	UNITS
Nonlinearity	NL	$V_S = \pm 15\text{V}$	1/4	1/2	L.S.B. MAX
Zero-Scale Voltage	$V_{ZS}$	$V_S = \pm 15\text{V}$	25	35	mV MAX

### **WAFER TEST LIMITS** at $V_S = \pm 15\text{V}$ , $T_A = 25^\circ\text{C}$ , unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	DAC-01 LIMIT	UNITS
Unipolar Full-Scale Output Voltage (All Models)	$V_{FR}$	2k $\Omega$ Load, Logic $\leq 0.8\text{V}$ , Short V- to Full-Scale Trim, Unipolar/ Bipolar to Ground, and Scale Factor to Sum Node	10.00	V MIN
			11.75	V MAX
Bipolar Output Voltage $\pm 5$ Volt Range $\pm 10$ Volt Range	$V_{FR+}$ $V_{FR-}$	2k $\Omega$ Load, Short Sum Node to Unipolar/Bipolar. Short V- to Full-Scale Trim and Scale Factor to Sum Node.		
		Logic Inputs $\leq 0.8\text{V}$	+4.93	V MIN
		Logic Inputs $\geq 2.0\text{V}$	-5.94	V MAX
	$V_{FR+}$ $V_{FR-}$	Open-Scale Factor Logic Inputs $\leq 0.8\text{V}$	+9.78	V MIN
		Logic Inputs $\geq 2.0\text{V}$	-11.89	V MAX
Bipolar Offset Voltage $\pm 1/2 ( V_{FR+}  -  V_{FR-} )$		$\pm 5$ Volt Range $\pm 10$ Volt Range	$\pm 1/2$	LSB MAX
Resolution			6	Bits MAX
Logic Input "0"	$V_{INL}$		0.8	V MAX
Logic Input "1"	$V_{INH}$		2	V MIN
Logic Input Current, Each Input	$V_{OV}$		$\pm 8$	$\mu\text{A}$ MAX
Power Supply Rejection	PSR	$\pm 12\text{V} \leq V_S \leq \pm 18\text{V}$ , $V_S = 10.0\text{V}$	0.15	%FS/V MAX
Power Consumption	$P_d$	No Load	250	mW MAX


**Note:** Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

### **TYPICAL ELECTRICAL CHARACTERISTICS** at $25^\circ\text{C}$ .


PARAMETER	SYMBOL	CONDITIONS	DAC-01N TYPICAL	DAC-01G TYPICAL	UNITS
Settling Time	$t_s$	To $\pm 1/2$ LSB	1.5	1.5	$\mu\text{s}$
Full-Scale Tempco	$\text{TCV}_{FS}$	$V_S = \pm 15\text{V}$	60	90	ppm/ $^\circ\text{C}$

## BASIC CIRCUIT CONNECTIONS


## FULL-SCALE ADJUSTMENT TECHNIQUE



## OPTIONAL ZERO-SCALE OR BIPOLAR OFFSET ADJUSTMENT



## ADDITION OF 7th BIT



## APPLICATIONS INFORMATION

## INPUT CODES

The DAC-01 uses standard complementary binary coding for unipolar operation (all inputs logic high produces zero output voltage). One's complement coding may be implemented by shorting pin 11 to pin 12 and inverting the MSB (all other bits are not inverted). Complementary offset binary coding may be implemented by shorting pin 11 to pin 12, and injecting approximately  $5\mu\text{A}$  into pin 11 (which is at ground potential) by using the "optional Zero-Scale or bipolar offset adjustment" circuit. Two's complement code is achieved when the MSB for complementary offset binary is inverted.

## FULL-SCALE ADJUST

A  $500\Omega$  pot from pin 14 to  $V^-$  can be used to adjust the Full-Scale output voltage to exactly 10 volts in unipolar mode or 10 to 20 volts peak-to-peak in bipolar mode. If no pot is used, connect pin 14 to  $V^-$ .

## SCALE FACTOR

For  $+10$  volts or  $\pm 5$  volt outputs, short pin 10 to pin 11 (adjusts the feedback resistor around the output amplifier). For  $\pm 10$  volt output, leave pin 10 open. Intermediate output voltages may be obtained by placing a pot between pin 10 and pin 11. This will, however, seriously degrade the Full-Scale temperature coefficient due to the mismatch between the  $+1150\text{ppm}/^\circ\text{C}$  tempco of the diffused resistors and the pot tempco.

## CAPACITIVE LOADS

When driving capacitive loads greater than  $50\text{pF}$  in Unipolar mode or  $30\text{pF}$  in Bipolar mode a  $100\text{pF}$  capacitor may be placed from pin 11 to ground for added stability.

## LOWER RESOLUTION APPLICATIONS

When less than 6 bits of resolution is required, connect unused bits to a voltage level greater than  $+2.0$  volts. The  $+5$  volt logic supply is adequate.