									REVI	SIONS	;									
LTR			•			DESC	RIPTI	ON					1	DATE	(YR-MC	)-DA)		APF	ROVE	 ED
REV SHEET																				
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28						
REV STATUS OF SHEETS				REV	<u>'</u>															
				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					ARED E		s					DE				S SUPP		NTER		
MICRO		UIT			KED BY		s				<del></del>									
THIS DRAWIN		VAILA			ROVE nica L.		ng			MIC RAI	ROCI	RCUI ON H	T, DIO ARDE	GITAL NED,	., 16-E Mon	BIT MI IOLITI	CROI HIC S	PROC	ESS( N	OR,
AND AGEN DEPARTMEN				DRA	WING	NG APPROVAL DATE 96-01-28 SIZE CA				CAG	SE COI	E CODE FO				62-95722				
AMSC N/A				REV	/ISION	LEVE	L			7	4	l .	<b>72</b> 6			ວະ 	νο∠· ——	- <del>y</del> 5	122	
										SHE	ET	1		OF	28	3				

DESC FORM 193

JUL 94


<u>DISTRIBUTION STATEMENT A.</u> Approved for public release: distribution is unlimited.

5962-E260-95

**■** 9004708 0019788 555 **■** 

#### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type

Generic number

Circuit function

80C86RH

16-Bit CMOS microprocessor radiation hardened

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
Q	CDIP2-T40	40	Dual-in-line package
X	See figure 1	42	Flatpack

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE <b>A</b>		5962-95722
	REVISION LEVEL	SHEET 2

DESC FORM 193A

JUL 94

**■ 9004708 0019789 491 ■** 

1.3 Absolute maximum ratings. 1/ Supply voltage ( $V_{CC}$ )		+7.0 V dc / <sub>SS</sub> -0.3 V dc to V <sub>DD</sub> +0.3 V -65°C to +150°C +175°C -300 °C 3.6°C/W -7°C/W -0°C/W -2.1°C/W -69 W	' dc						
1.4 Recommended operating conditions.  Operating supply voltage range (V <sub>DD</sub> )	4 0 3 0 V <sub>U</sub>	.75 V dc to +5.25 V dc 35°C to +125°C V dc to +0.8 V dc .5 V dc to +0.8 V dc v dc to +0.8 V dc -0.8 V dc to VDD							
Transient upset	6	10 <sup>8</sup> RAD (SI)/sec <u>3</u> / MeV/(mg/cm <sup>2</sup> ) <u>3</u> / 5 MeV/(mg/cm <sup>2</sup> ) <u>3</u> /							
2.1 <u>Government specification, standards, bulletin, and handbook</u> . Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.									
SPECIFICATION									
MILITARY			•						
MIL-I-38535 - Integrated Circuits, Manufacturing,	General Specific	ation for.							
STANDARDS									
MILITARY									
MIL-STD-883 - Test Methods and Procedures for Micr MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.	oelectronics.								
BULLETIN									
MILITARY									
MIL-BUL-103 - List of Standardized Military Drawin	ngs (SMD's).								
HANDBOOK									
MILITARY									
MIL-HDBK-780 - Standardized Military Drawings.									
Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. If device power exceeds package dissipation capability provide heat sinking or derate linearly (the derating is based on ega) at a rate of 25 mW/°C for case Q and 13.9 mW/°C for case X. Guaranteed by process or design, but not tested.									
STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722						
DEFENSE ELECTRONICS SUPPLY CENTER		DEV/(0/04/4/5)/5:							
DAYTON, OHIO 45444		REVISION LEVEL	SHEET 3						

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 3.2 <u>Design. construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
- 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
- 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
- 3.2.4 Switching waveforms. The switching waveforms shall be as specified in figure 4.
- 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified in figure 5.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-1-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE 5962-95722

REVISION LEVEL SHEET 4

DESC FORM 193A

JUL 94

■ 9004708 0019791 04T ■

		TABLE I. <u>Electrical performance</u>	e characteris	tics.			
Test	Symbol	Conditions 1/ -35°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Li	mits	Unit
		untess otherwise specified			Min	Max	
TTL high level output voltage	V <sub>ОН</sub> 1	$V_{DD} = 4.75 \text{ V, } I_{O} = -2.5 \text{ mA}$ $V_{IN} = 0 \text{ V or } V_{DD}$	1,2,3	All	3.0		v
Output high voltage (CMOS)	V <sub>OH2</sub>	V <sub>DD</sub> = 4.75 V, I <sub>OH</sub> = -100 μA V <sub>IN</sub> = 0 V or V <sub>DD</sub>	1,2,3	All	V <sub>DD</sub> -0.4		v
Output low voltage	v <sub>oL</sub>	$V_{IN} = 0 \text{ V or } V_{DD}$ $V_{DD} = 4.75 \text{ V}, I_{OL} = +2.5 \text{ mA}$	1,2,3	ALL		0.4	v
Input leakage current	IIL	V <sub>DD</sub> = 5.25 V, V <sub>IN</sub> = GND or V <sub>DD</sub> DIP pins: 17-19, 21-23, 33 <u>2</u> /	1,2,3	All	-1.0	+1.0	μА
Output leakage current	I OZH	2/ V <sub>DD</sub> = 5.25 V,V <sub>OUT</sub> = 0 V or V <sub>DD</sub> DIP pins: 2-16,26-29,32,34-39	1,2,3	All	-10	+10	μА
Input current bus hold high	<sup>I</sup> внн	Pins: 2-16,26-32,34-39 <u>2/</u> V <sub>IN</sub> = 3.0 V, V <sub>DD</sub> = 4.75 V and 5.25 V <u>3</u> /	1,2,3	All	-600	-40	μА
Input current bus hold low	I BHL	Pins: 2-16, 34-39 $V_{1N} = 0.8 \text{ V}, V_{DD} = 4.75 \text{ V} \text{ and } 5.25 \text{ V } 4/2/$	1,2,3	All	40	600	μА
Standby power supply current	IDDSB	I <sub>O</sub> = 0 mA V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>DD</sub> = 5.25 v 5/	1,2,3	All		500	μА
Operating power supply current	IDDOP	V <sub>DD</sub> = 5.25 V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> I <sub>D</sub> = 0 mA , f= 1 MHz	1,2,3	All		12	mA/MHz
Functional tests		See 4.4.1b V <sub>DD</sub> = 4.75 V and 5.25 V f = 1 Mhz, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	7,8	All			
Noise immunity Functional tests	•	See 4.4.1b <u>6/</u> V <sub>DD</sub> = 4.75 V and 5.25 V V <sub>IN</sub> = 0.8 V or 3.5V	7,8	All			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

Test	Symbol	Conditions 1/ -35°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device type		Limits	Unit
		unless otherwise specified			Min	Max	
Input capacitance	CIN	See 4.4.1c f = 1 MHz All measurements are	4	All		15	pF
Output capacitance	COUT	referenced device GND. V <sub>DD</sub> = open	4	ALL		15	pF
I/O capacitance	c1/0		4	All		20	pF
CLK cycle period	tCLCL	$Z/V_{DD} = 4.75 V and 5.25 V$	9,10,11	All	200		ns
CLK low time	tCLCH	Z/ V <sub>DD</sub> = 4.75 v	9,10,11	All	118		ns
CLK high time	<sup>t</sup> CHCL	Z/ V <sub>DD</sub> = 4.75 V and 5.25 V	9,10,11	ALL	69		ns
Oata in setup time	<sup>t</sup> DVCL	Z/ V <sub>DD</sub> = 4.75 V	9,10,11	All	30		ns
Data in hold time	t <sub>CLDX1</sub>	Z/ V <sub>DD</sub> = 4.75 V	9,10,11	All	10		ns
teady setup time into device	<sup>t</sup> RYHCH	Z/ V <sub>DD</sub> = 4.75 V	9,10,11	All	113		ns
eady hold time into device	tCHRYX	Z/ V <sub>DD</sub> = 4.75 V	9,10,11	All	30		ns
eady inactive to CLK	<sup>t</sup> RYLCL	Z/ 8/ V <sub>DD</sub> = 4.75 ∨	9,10,11	All	-8		ns
old setup time	<sup>t</sup> HVCH	Z/ V <sub>DD</sub> = 4.75 V	9,10,11	All	35		ns
NTR, NMI, TEST setup time	<sup>t</sup> INVCH	Z/ V <sub>DD</sub> = 4.75 V	9,10,11	All	30		ns
INIMUM MODE TIMING RESE	ONSE (C <sub>L</sub> =	100 pF)				<u> </u>	
ddress valid delay	t <sub>CLAV</sub>	V <sub>DD</sub> = 4.75 V	9,10,11	All	10	110	ns
LE width	t <sub>LHLL</sub>	V <sub>DD</sub> = 4.75 V	9,10,11	All	t <sub>CLCH</sub> -20		ns
E active delay	t <sub>CLLH</sub>	V <sub>DD</sub> = 4.75 V	9,10,11	All	· · · · · · · · · · · · · · · · · · ·	80	ns

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

■ 9004708 0019793 912 **■** 

	TABLE	I. Electrical performance ch	aracter istre	S COIL				
Test	Symbol	Conditions 1/ -35°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specified	Group A subgroups	Device type	Li	mits		Jni t
		untess otherwise specified			Min	Max		
MINIMUM MODE TIMING RESI	PONSE - CON	IT I NUED.						
ALE inactive delay	tCHLL	V <sub>DD</sub> = 4.75 V	9,10,11	All		85	n	s
Address hold time to ALE inactive	t <sub>LLAX</sub>	V <sub>DD</sub> = 4.75 V	9,10,11	All	t <sub>CLCH</sub> -10		n	s
Control active delay 1	<sup>t</sup> cvcTv	ν <sub>DD</sub> = 4.75 ν	9,10,11	All	10	110	ns	s
Control active delay 2	<sup>t</sup> chcTV	v <sub>DD</sub> = 4.75 v	9,10,11	All	10	110	ns	s
Control inactive delay	tcvctx	v <sub>DD</sub> = 4.75 v	9,10,11	Ali	10	110	ns	s
RD active delay	<sup>t</sup> CLRL	V <sub>DD</sub> = 4.75 V	9,10,11	All	10	165	ns	s
RD inactive delay	<sup>t</sup> CLRH	V <sub>DD</sub> = 4.75 V	9,10,11	All	10	50	ns	 S
RD inactive to next address active	<sup>t</sup> rhav	V <sub>DD</sub> = 4.75 V	9,10,11	All	t <sub>CLCH</sub> -15		ns	s 
HLDA valid delay	<sup>t</sup> CLHAV	V <sub>DD</sub> = 4.75 V	9,10,11	All	10	160	ns	s
RD width	<sup>t</sup> RLRH	V <sub>DD</sub> = 4.75 V	9,10,11	All	2t <sub>CLCL</sub> -75		ns	s ———
WR width	t <sub>WLWH</sub>	V <sub>DD</sub> = 4.75 V	9,10,11	All	2tCLCH-60		ns	3
Address valid to ALE low	<sup>t</sup> AVLL	V <sub>DD</sub> = 4.75 V	9,10,11	All	t <sub>CLCH</sub> -60		ns	<del></del>
Output rise time	<sup>t</sup> oLOH	From 0.8 V to 2.0 V V <sub>DD</sub> = 4.75 V	9,10,11	All		20	ns	s
Output fall time	<sup>t</sup> oHOL	From 2.0 V to 0.8 V V <sub>DD</sub> = 4.75 V	9,10,11	All		20	ns	3
TIMING REQUIREMENT						•	•	
CLK cycle period	<sup>t</sup> CLCL	VDD = 5.25 V V <sub>DD</sub> = 4.75 V	9,10,11	All	200		ns	5
CLK low time	<sup>t</sup> CLCH	V <sub>DD</sub> = 4.75 V	9,10,11	All	118		ns	s
CLK high time	<sup>t</sup> CHCL	V <sub>DD</sub> = 5.25 V V <sub>DD</sub> = 4.75 V	9,10,11	All	69		ns	s
See footnotes at end of	table.							
MICRO	STANDARE	RAWING	SIZE <b>A</b>				5962-9	5722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		1		REVISIO	N LEVEL		SHEET <b>7</b>	

**■** 9004708 0019794 859 **■** 

Test	Symbol	Conditions -35°C ≤ T <sub>A</sub> ≤ +125 unless otherwise spec	1/ °C	Group A subgroups	Device type		Limits	Unit
						Min	Max	
Data in setup time	<sup>t</sup> DVCL	V <sub>DD</sub> = 4.75 V		9,10,11	All	30		ns
Data in hold time	t <sub>CLDX1</sub>	V <sub>DD</sub> = 4.75 v		9,10,11	All	10		ns
RDY setup time into device	<sup>t</sup> RYHCH	V <sub>DD</sub> = 4.75 V		9,10,11	ALL	113		ns
RDY hold time into device	<sup>t</sup> CHRYX	V <sub>DD</sub> = 4.75 V		9,10,11	All	30		ns
eady inactive to CLK	<sup>t</sup> RYLCL	<u>8</u> / V <sub>DD</sub> = 4.75 V		9,10,11	All	-8		ns
NTR, NMI, test setup time	<sup>t</sup> INVCH	v <sub>DD</sub> = 4.75 v		9,10,11	All	30		ns
RQ/GT setup time	<sup>t</sup> GVCH	V <sub>DD</sub> = 4.75 v		9,10,11	All	20		ns
R hold time into device	<sup>t</sup> CHGX	9/ V <sub>DD</sub> = 4.75 V		9,10,11	All	40	t <sub>CHCL</sub>	ns
K rise time	t <sub>CH1CH2</sub>	10/ Min and Max mode from 1.0 V to 3.5 V V <sub>DD</sub> = 4.75 V and 5.25 V		9,10,11	ALL		15	ns
.K fall time		10/ Min and Max mode from 3.5 V to 1.0 V V <sub>DD</sub> = 4.75 V and 5.25 V		9,10,11	ALL		15	ns
nput rise time	t <sub>TLTH</sub>	Min and Max mode from 0.8 V to 2.0 V <u>10</u> / V <sub>DD</sub> = 4.75 V and 5.25 V		9,10,11	ALL		25	ns
nput fall time	t <sub>IHIL</sub>	Min and Max mode from 2.0 V to 0.8 V V <sub>DD</sub> = 4.75 V and 5.25 V	10/	9,10,11	All		25	ns
XIMUM MODE TIMING RESE	ONSE (CL =	100 pF)	<del></del>	<u></u>				
dress float delay	t <sub>CLAZ</sub>	V <sub>DD</sub> = 4.5 V and 5.25 V 10/ 11/ Max mode only		9,10,11	All	CLAX	80	ns
atus float delay		V <sub>DD</sub> = 4.5 V and 5.25 V Max mode only, <u>10</u> /, <u>11</u> /		9,10,11	All		80	ns
e footnotes at end of	table.							
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			ZE		-	596	2-95722	
			R	EVISION	LEVEL	SHEE	г	

DESC FORM 193A

JUL 94


■ 9004708 0019795 795 ■

*	2 - 1				1		
Test	Symbol	Conditions <u>1</u> / -35°C ≤ T <sub>A</sub> ≤ +125°C unless otherwise specific	Group A subgroups ed	Device type	L	imits	Unit
					Min	Max	
Data hold_time after WR	twHDX	10/ V <sub>DD</sub> = 4.75 V and 5.25 V minimum mode	9,10,11	ALL	t <sub>CLCL</sub> -30		ns
Data hold time	t <sub>CLDX2</sub>	10/ Min/Max mode V <sub>DD</sub> = 4.75 V and 5.25 V	9,10,11	ALL	10		ns
Address hold time	<sup>t</sup> CLAX	Min/Max mode 10/ V <sub>DD</sub> = 4.75 V and 5.25	5 V 9,10,11	All	10		ns
Data valid delay	<sup>t</sup> CLDV	Min/Max mode 10/ V <sub>DD</sub> = 4.75 V and 5.25	5 V 9,10,11	All	10	110	ns
Address float to read active	<sup>t</sup> AZRL	Min/Max mode 10/ V <sub>DD</sub> = 4.75 V and 5.25 11/	y 9,10,11	All	0		ns
MINIMUM COMPLEXITY SYSTE	EM TIMING.					<u> </u>	
Ready active to status passive	<sup>t</sup> RYHSH	<u>8</u> / <u>12</u> / V <sub>DD</sub> = 4.75 V	9,10,11	ALL		110	ns
Status active delay	<sup>t</sup> cHSV	V <sub>DD</sub> = 4.75 V	9,10,11	All	10	110	ns
Status inactive delay	<sup>t</sup> CLSH	12/ V <sub>DD</sub> = 4.75 V	9,10,11	Ali	10	130	ns
Address valid delay	<sup>t</sup> CLAV	V <sub>DD</sub> = 4.75 V	9,10,11	All	10	110	ns
RD active delay	<sup>t</sup> CLRL	V <sub>DD</sub> = 4.75 V	9,10,11	All	10	165	ns
RD inactive delay	<sup>t</sup> CLRH	V <sub>DD</sub> = 4.75 V	9,10,11	All	10	150	ns
RD inactive to next address	<sup>t</sup> RHAV	V <sub>DD</sub> = 4.75 V	9,10,11	All	t <sub>CLCL</sub> -45		ns
GT active delay	<sup>t</sup> CLGL	V <sub>DD</sub> = 4.75 V	9,10,11	Ali	0	85	ns
GT inactive delay	<sup>t</sup> CLGH	V <sub>DD</sub> = 4.75 V	9,10,11	All	0	85	ns
RD width	<sup>t</sup> RLRH	V <sub>DD</sub> = 4.75 V	9,10,11	All	2t <sub>CLCL</sub> -75		ns
Output rise time	<sup>t</sup> oLOH	From 0.8 V to 2.0 V V <sub>DD</sub> = 4.75 V	9,10,11	All		20	ns
Output fall time	<sup>t</sup> ohoL	From 2.0 V to 0.8 V V <sub>DD</sub> = 4.75 V	9,10,11	All		20	ns
See footnotes at end of	table.						
	STANDARD		SIZE <b>A</b>			59	62-9572
MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SUPPLY CENTER		REVISIO	N LEVEL	SHEE	ΞΤ , <b>9</b>

**■** 9004708 0019796 621 **■** 

2/ 3/ 4/ 5/6/7/8/9/	Devices supplied to this drawing will meet all level tested at the 'R' level. Pre and Post irradiation vested at the 'R' level. Pre and Post irradiation when performing post irradiation electrical measurem in numbers are for 40 pin dip. Use equivalent func IBHH should be measured after raising VIN to GND and following pins; 2-16, 26-32, 34-39.  IBHL should be measured after raising VIN to GND and following: 2-16, 34-39.  IDDS tested_during clock high time after HALT instructly and the standard process of the standard process. The standard process of the standard process of the parameters are controlled via design or process of the parameters are controlled via design or process of the parameters of initial design release and upon coutput drivers disabled. Bus hold circuitry still a Status lines return to their inactive (logic one) standard process of the sta	alues are identicents for any RHA tions for 42 pin then lowering to then raising to uction execution. The erecognition at the erecognition at the erecognition at the erecognition are on the following arameters and are design changes whactive.	cal unless otherwise spectevel, T <sub>A</sub> = +25°C. flat package. o valid input high level valid input low level of . c next clock. fing clock low time. e not directly tested, inch would affect these ch	ified in Table I.  of 3.0 V on the  0.3 V on the  These parameters are paracteristics.
	STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE <b>A</b>		5962-95722
	DAYTON, OHIO 45444		REVISION LEVEL	SHEET 10

**■** 9004708 0019797 568 **■** 



Symbol	Milli	Millimeters		hes
-,	Min	Max	Min	Max
Α		2.54	-	0.100
b	0.43	0.64	0.017	0.025
b1	0.43	0.58	0.017	023
сс	0.18	0.33	0.007	0.013
c1	0.18	0.25	0.007	0.010
D	26.54	27.31	1.045	1.075
E	16.00	16.51	0.630	0.650
E1		17.27	-	0.680
E2	13.46	13.97	0.530	0.550
ее	1.27	' BSC	0.050 BSC	
L	8.13	8.89	0.320	0.350
Q	1.14	1.65	0.045	0.065
<u>s1</u>	0	-	0	_
М		0.04	-	0.0015
N.	4	42		.2

Figure 1. Case outline

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE

A

SIZE

A

REVISION LEVEL
SHEET

11

Device type		01	
Case outline		Q	
Terminal number	Terminal Symbol	Terminal number	Terminal Symbol
1	GND	21	RESET
2	AD 14	22	READY
3	AD 13	23	TEST
4	AD12	24	QS1 (INTA)
5	AD11	25	QSO (ALE)
6	AD10	26	SO (DEN)
7	AD9	27	S1 (DT/R)
8	AD8	28	\$2 (M/10)
9	AD7	29	LOCK (WR)
10	AD6	30	RQ/GT1 (HLDA)
11	AD5	31	RQ/GTO (HOLD)
12	AD4	32	R D
13	AD3	33	MN/MX
14	AD2	34	B H E / S7
15	AD1	35	A19/S6
16	AD0	36	A18/S5
17	NMI	37	A17/S4
18	INTR	38	AD16/S3
19	CLK	39	AD 15
20	GND	40	v <sub>pp</sub>

FIGURE 2. <u>Terminal connection</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 12


9004708 0019799 330


		Case X	
Terminal Number	Terminal symbol	Terminal number	Terminal symbol
1	GND	22	RESET
2	AD 14	23	READY
3	AD13	24	TEST
4	AD12	25	QS1 (INTA)
5	AD11	26	QSO (ALE)
6	AD 10	27	SO (DEN)
7	AD9	28	S1 (DT/R)
8	8dA	29	S2 (M/10)
9	AD7	30	LOCK (WR)
10	AD6	31	RQ/GT1 (HLDA)
11	AD5	32	RQ/GTO (HOLD)
12	AD4	33	R D
13	AD3	34	MN/MX
14	AD2	35	BHE/S7
15	AD1	36	A19/S6
16	AD0	37	A18/S5
17	NC	38	A17/S4
18	NMI	39	AD16/S3
19	INTR	40	NC
20	CLK	41	VAD15
21	GND	42	v <sub>DD</sub>

FIGURE 2. <u>Ierminal connections</u>. - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13

**■** 9004708 0019800 982 **■** 





### Notes:

AC TEST CIRCUIT

- All signals switch between V<sub>OH</sub> and V<sub>OL</sub> unless otherwise specified.
   RDY is sampled near the end of T2, T3, TW to determine if TW machine states are to be inserted.
   Two INTA kcycles run back-to-back. The device local ADDR/DATA bus is inactive during both INTA cycles. Control signals are shown for the second  $\overline{\text{INTA}}$  CYCLE.

AC TESTING INPUT, OUTPUT WAVEFORM


- 4. All timing measuremtns are made at 1.5 V unless otherwise noted.
- 5. All inputs signals (other than CLK) must be switched between  $V_{\rm IL}({\rm MAX})$  0.4 V and  $V_{\rm IH}({\rm MIN})$  + 0.4 V. CLK must switch between 0.4 V and  $V_{\rm DD}$  0.4 V. t<sub>r</sub> and t<sub>f</sub> must be less than or equal to 15 ns. CLK, t<sub>r</sub> and t<sub>f</sub> must be less than or equal to 10 ns.

Figure 4. Iiming waveform and load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>15</b>

DESC FORM 193A **JUL 94** 

■ 9004708 DO19802 755 **■** 



## NOTES:


- Unless otherwise specified, all signals switch between V<sub>QH</sub> and V<sub>QL</sub>.
   RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
   Two INTA cycles run back-to-back. The device local ADDR/DATA bus is inactive during both INTA cycles. Control signals are shown for the second INTA cycle.
- Signals at HS-82C85RH are shown for reference only.
- 5. Unless otherwise specified, all timing measurements are made at 1.5  $\rm V.$

FIGURE 4. <u>Timing waveform and load circuit</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16

DESC FORM 193A JUL 94

**■** 9004708 0019803 691 **■** 



## BUS TIMING -MAXIMUM MODE SYSTEM

## Notes:


- 1. Unless otherwise specified, all signals switch between  $V_{QH}$  and  $V_{QL}$ . 2. RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
- Casc<u>ade</u> address is valid between first and second INTA cycle.
- Two INTA cycles run back to back. The device local addr/DATA bus is inactive during both INTA cycles. Control for pointer address is shown for the second INTA cycle.
- Signals at 82085 and 82088 are shown for reference only.
- 6. The issuance of the device command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high of 82C88 CEN.
- 7. Unless otherwise specified, all timing measurements are made at 1.5  $\rm V.$
- 8. Status inactive in state just prior to T4.

FIGURE 4. Timing waveform and load circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>17</b>

DESC FORM 193A JUL 94

**■ 9004708 0019804 528 ■** 



## BUS TIMING - MINIMUM HODE SYSTEM

#### Notes:


- Unless otherwise specified, all signals switch between V<sub>QH</sub> and V<sub>QL</sub>.
   RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
   Cascade address is valid between first and second INTA cycle.
- 4. Two INTA cycles run back to back. The device local addr/DATA bus is inactive during both INTA cycles. Control for pointer address is shown for the second INTA cycle.
- 5. Signals at 82085 and 82088 are shown for reference only.
- 6. The issuance of the device command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIDWC, INTA and DEN) lags the active high of 82C88 CEN.
- 7. Unless otherwise specified, all timing measurements are made at 1.5 V.
- 8. Status inactive in state just prior to T4.

FIGURE 4. Timing waveform and load circuit - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 18

DESC FORM 193A

**■** 9004708 0019805 464 **■** 



**3**004708 0019806 3TO



#### 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

# 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
  - (2) T<sub>A</sub> = +125°C, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

# 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535, or as modified in the device manufacturers approved Quality Management (QM) plan.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 or as modified in the device manufacturers QM plan including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- C. Subgroup 4 ( $C_{IN}$ ,  $C_{OUT}$ , and  $C_{I/O}$  measurements) shall be measured only for the initial qualification and after process or design changes which may affect capacitance, A minimum sample size of 5 devices with zero rejects shall be reuired.
- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>21</b>

TABLE IIA. <u>Electrical test requirements</u>.

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1,7,9	1,7,9	1,7,9
Final electrical parameters (see 4.2)	1,2,3,7,8,9, <u>1</u> / 10,11	1,2,3,7,8, <u>1</u> / 9,10,11	1,2,3,7,8 <u>2/</u> 9,10,11 <u>3</u> /
Group A test requirements (see 4.4)	1,2,3,4,7,8,9,10,11	1,2,3,4,7,8 9,10,11	1,2,3,4,7,8 9,10,11
Group C end-point electrical parameters (see 4.4)	1,2,3,7,8,9 10,11	1,2,3,7,8,9 10,11	1,2,3,7,8,9
Group D end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9
Group E end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9

TABLE IIB. <u>Burn-in delta parameters (+25\*)</u>.

Parameter	Symbol	Delta limits
Standby power supply current	IDDSB	±100 μA
Output leakage current	I <sub>OZL</sub> , I <sub>OZH</sub>	±2 μA
Input leakage current	IIH, IIL	±200 nA
Low level output voltage	v <sub>oL</sub>	±80 mV
TTL high level output voltage	V <sub>OH1</sub>	±600 mV
CMOS high level output voltage	V <sub>OH2</sub>	±150 mV

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 22

<sup>1/</sup> PDA applies to subgroup 1 and 7.
2/ PDA applies to subgroups 1,7 and deltas.
3/ Delta limits as specified in Tabel IIB herein shall be required when specified and the delta values shall be completed with reference to the zero hour electrical parameters.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-I-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (See 1.4). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be between normal to the die surface and  $60^{\circ}$  to the normal, inclusive (i.e.  $0^{\circ} \le \text{angle} \le 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
  - b. The fluence shall be  $\ge 100$  errors or  $\ge 10^6$  ions/cm<sup>2</sup>.
  - c. The flux shall be between  $10^2$  and  $10^5$  ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be ≥ 20 microns in silicon.
  - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
  - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
  - g. Test four devices with zero failures.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-95722
		REVISION LEVEL	SHEET <b>23</b>

#### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows:

<u>Pin symbol</u>	<u>Iype</u>	<u>Description</u>
AD15-ADO	1/0	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T1) and data (T2, T3, TW, T4) bus. AO is analogous to BHE for the lower byte of the data bus, pins D7-D0. It is LOW during T1 when a byte is to be transferred on the lower portion of the bus in memory or I/O opporations. Eight bit oriented devices tied to the lower half would normally use ADO to condition chip select functions (see BHE). These lines are active HIGH and are held at high impedance to the last valid logic level during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence".
A19/S6 A18/S5 A17/S4 A16/S3	O	ADDRESS/STATUS: During T1, these are the four most significant address lines for memory operations. During I/O operations these lines are low. During memory and I/O operations, status information is available on these lines during T2, T3, TW, T4 • S6 is always zero. The status of the interrupt enable FLAG bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded.  This information indicates which segment register is presently being used for data accessing.  These lines are held at high impedance to the last valid logic level during local

S4	<b>S</b> 3	Characteristics	
0	0	Extra data	
0	1	Stack	
1	0	Code or none	
1	1	Data	

bus "hold acknowledge" or "grant sequence".

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE **5962-95722**REVISION LEVEL SHEET **24** 

DESC FORM 193A JUL 94

**■** 9004708 0019811 768 **■** 

<u>Pin symbol</u>	Туре	<u>Description</u> - Continued.	•		
B H E /S7	O	used to enable data on Eight bit oriented dev BHE to condition chip and interrupt acknowled portion of the bus. The signal is active LO level during interrupt	to the most sign ices tied to the select function dge cycles when he S7 status infollow, and is held acknowledge and	bus high enable signal ( ificant half of the data   upper_half of the bus wo s. BHE is LOW during T1 a bytes is to be transfer ormation is available dur at high impedance to the local bus "hold acknowled first interrupt acknowled	bus, pins D15-D8. uld normally use for read, write, red on the high ing T2, T3, and T4. last valid logic dge" or "grant
		BHE AO Chara	acteristics		
		0 1 Upper	e word r byte from/to o r byte from/to o		
R D	0	cycle, depending on the devices which reside on	state of the M/ the device loca	o <u>ro</u> cessoris performing a /IO or S2_pin. This sign al bus. RD is active LOW ateed to remain HIGH in T2	al is used to read during T2, T3,
		This line is held at a "grant sequence".	high impedance l	ogic one state during "ho	ld acknowledge" or
READY	I	complete the data trans the 82C85 clock generat READY input is not sync	READY: Is the acknowledgment from the addressed memory or I/O device that will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 82C85 clock generator to form READY. This signal is active HIGH. The device READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met.		
INTR	I	<pre>clock cycle of each ins interrupt acknowledge o via an interrupt vector synchronized and it can</pre>	INTERRUPT REQUEST: Is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. If so, an interrupt service routine is called via an interrupt vector lookup table located in system memory. INTR is internally synchronized and it can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.		
TEST	I	execution continues, ot	TEST: Input is examined by the "Wait" instruction. If the TEST input is LOW execution continues, otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.		
NMI	I	interrupt. An interrup table located in system transition from LOW to	NON-MASKABLE INTERRUPT: Is an edge triggered input which causes a type 2 interrupt. An interrupt service routine is called via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.		
RESET	I	signal must change from cycles. It restarts ex	RESET: Causes the processor to immediately terminate its present activity. The signal must change from LOW to HIGH and remain active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.		
CLK	I	CLOCK: Provides the basic timing for the processor and bus controller. It is asymmetric with a 33 percent duty cycle to provide optimized internal timing.			
v <sub>DD</sub>		V <sub>DD</sub> : +5 V power supply pin. A 0.1 μF capacitor between pin 20 and pin 40 is recommended for decoupling.			
GND		GND: Ground. Note: Both must be connected. A 0.1 $\mu F$ capacitor between pin 1 and pin 20 is recommended for decoupling.			
MN/MX	I	MINIMUM/MAXIMUM: Indic modes are discussed in		the processor is to operatections.	e in. The two
	STANDA MICROCIRCUIT		SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER  DAYTON OHIO 45444  REVISION LEVEL SHEET			SHEET <b>25</b>		

■ 9004708 0019812 6T4 ■

unique to the Pin symbol	minimum mode are <u>Iype</u>	are for the 80C86RH in Mir described below. <u>Description</u> - Continued		. = v <sub>DD</sub> . Unly the pinf	unctions which are
M/10	o	preceding a bus_cycle	access from an and remains va	o S2 in the ma <u>xi</u> mum mod I/O access. M/IO become Iid until the final T4 o impedance logic zero du	s valid in the T4
WR	0	WRITE: Indicates that the processor is <u>performing a write memory or write I/O</u> cycle, depending on the state of the M/IO signal. WR is active for T2, T3, and TW of any write cycle. It is active LOW, and is held to high impedance logic one during local bus "hold acknowledge".			
INTA	0	INTERRUPT ACKNOWLEDGE It is active LOW during that INTA is never for the second	ng T2. T3. and T	read strobe for interru W of each interrupt ack	ot acknowledge cycles nowledge cycle. Note
ALE	0	ADDRESS LATCH ENABLE: 82C82 address latch. cycle. Note that ALE	It is a HIGH pu	the processor to latch lse active during clock d.	the address into the LOW of T1 of any bus
DT/R	0	transceiver. It is transceiver. Logicall timing is the same as	DATA TRANSMIT/RECEIVE: Is needed in a minimum system that desires to use a data bus transceiver. It is used_to control the direction of data flow through the transceiver. Logically, DT/R is equivalent to S1 in maximum mode, and its timing is the same as for M/IO (T = HIGH, R = LOW). DT/R is held to a high impedance logic one during local bus "hold acknowledge".		
DEN	o	DATA ENABLE: Provided as an output enable for a bus transceiver in a minimum system which uses the transceiver. DEN is active LOW during each memory and I/O access and for INTA cycles. For a read or INTA cycle it is active from the middle of T2 until the middle of T4, while for a write cycle it is active from the beginning of T2 until the middle of T4 • DEN is held to a high impedance logic one during local bus "hold acknowledge".			
HOLD HLDA	1 0	HOLD: Indicates that another master is requesting a local bus "hold". To be a acknowledged, HOLD must be active HIGH. The processor receiving the "hold" will issue a "hold acknowledge" (HLDA) in the middle of a T4 or T1 clock cycle. Simultaneously with the issuance of HLDA, the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will lower HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.			
		HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.  The following pin functions are for the device system in maximum mode (ie. Min/MX = GND). Only the pin functions which are unique to maximum mode are described below.			
\$0,\$1,\$2	0	STATUS: Is active during T4, T1, and T2 and is returned to the passive state (1,1,1) during T3 or during TW when READY is HIGH. This status is used by the 82C88 bus controller to_generate all memory and I/O access control signals. Any change by S2, S1, or S0 during T4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T3 or TW is used to indicate the end of a 8 \(\mu\)s cycle. These status lines are encoded.			
				ance logic one state dur cs nowledge	ing "grant
	STANDAF MICROCIRCUIT E	RAWING	SIZE <b>A</b>		5962-95722
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	SHEET	

DESC FORM 193A ■ 9004708 0019813 530 ■

Pin symbol	<u>Type</u>	<u>Description</u> - Continued.				
RQ/GTO RQ/GT1	1/0	REQUEST/GRANT: Pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bi-directional with RQ/GTO having higher priority that RQ/GT1. RQ/GT has an internal pull-up bus hold device so it may be left unconnected. The request/grant sequence is as follows (see RQ/GT sequence timing).				
		<ol> <li>A pulse of 1 CLK wide from another local bus master indicates a local bus request ("hold") to the device (pulse 1).</li> </ol>				
		requesting master (pulse bus to float and that it CLK. The CPU's bus inter	<ol> <li>During a T4 or T1 clock cycle, a pulse 1 CLK wide from the device to the requesting master (pulse 2) indicates that the device has allowed the bus to float and that it will enter the "grant sequence" state at next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "grant sequence".</li> </ol>			
		<ol><li>3) that the "hold" reques</li></ol>	3. A pulse 1 CLK wide from the requesting master indicates to the device (pulse 3) that the "hold" request is about to end and that the device can reclaim th local bus at the next CLK. The CPU then enters T4 (or T1 if no bus cycles pending).			
		Each master-master exchan must be one idle CLK cycl	ge of the local bus is a sequence e after each bus exchange. Pulse	of 3 pulses. There s are active low.		
		If the request is made wh release the local bus dur are met:	ile the CPU is performing a memor ing T4 of the cycle when all the	y cycle, it will following conditions		
		<ol> <li>Request occurs on or before T2.</li> <li>Current cycle is not the low byte of a word (on an odd address).</li> <li>Current cycle is not the first acknowledge of an interrupt acknowledge sequence.</li> <li>A locked instruction is not currently executing.</li> </ol>				
		If the local bus is idle when the request is made the two possible events will follow:				
		<ol> <li>Local bus will be released during the next cycle.</li> </ol>				
		<ol> <li>A memory cycle will start within three clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied.</li> </ol>				
LOCK	O	LOCK: Output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and is held at a HIGH impedance logic one state during "grant sequence". In MAX mode, LOCK is automatically generated during T2 of the first INTA cycle and removed during T2 of the second INTA cycle.				
QS1,QS0	O	QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed.				
		QS1 and QS2 provide status to allow external tracking of the internal device instruction queue. Note that QS1, QS0 never become high impedance.				
		qs1 qs0	·			
		1 0 Empty t	ation yte of Op code from queue he queue			
		1 1 Subsequ	ent byte from queue			
	STANDAF	D RAWING	A A	5962-95722		
DEFENSE	ELECTRONICS DAYTON, OHIO	SUPPLY CENTER 45444	REVISION LEVEL	SHEET <b>27</b>		

**■** 9004708 0019814 477 **■** 

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>Listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML -38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

- 6.7 Sources of supply.
- 6.7.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and aDDepted by DESC-EC.
- 6.8 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
  - a. RHA upset levels.
  - b. Test conditions (SEP).
  - c. Number of upsets (SEP).
  - d. Number of transients (SEP).
  - e. Occurrence of latchup (SEP).

SIZE <b>A</b>		5962-95722
	REVISION LEVEL	SHEET 28

DESC FORM 193A

.1111 94

**303 ==** 9004708 0019815

59277