

FDD5810

N-Channel PowerTrench® MOSFET



60V, 35A, 27mΩ

Features

- $R_{DS(ON)} = 20.5m\Omega$ (Typ.), $V_{GS} = 5V$, $I_D = 35A$
- $Q_{g(5)} = 13nC$ (Typ.), $V_{GS} = 5V$
- Low Miller Charge
- Low Q_{rr} Body Diode
- UIS Capability (Single Pulse / Repetitive Pulse)
- Qualified to AEC Q101
- RoHS Compliant

Applications

- Motor / Body Load Control
- ABS Systems
- Powertrain Management
- Injection System
- DC-DC converters and Off-line UPS
- Distributed Power Architecture and VRMs
- Primary Switch for 12V and 24V systems



Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain to Source Voltage	60	V
V_{GS}	Gate to Source Voltage	± 20	V
I_D	Drain Current Continuous ($V_{GS} = 10\text{V}$, $T_C = 52^\circ\text{C}$) (Note 1)	35	A
	Drain Current Continuous ($V_{GS} = 5\text{V}$, $T_C = 42^\circ\text{C}$) (Note 1)	35	A
	Continuous ($T_A = 25^\circ\text{C}$, $V_{GS} = 10\text{V}$, with $R_{\theta JA} = 52^\circ\text{C/W}$)	7.7	A
	Pulsed	Figure 4	A
E_{AS}	Single Pulse Avalanche Energy (Note 2)	45	mJ
P_D	Power Dissipation	88	W
	Derate above 25°C	0.59	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-252	1.7	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	$^\circ\text{C/W}$

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD5810	FDD5810	TO-252AA	13"	12mm	2500 units

Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

B_{VDSS}	Drain to Source Breakdown Voltage	$I_D = 250\mu\text{A}$, $V_{GS} = 0\text{V}$	60	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 48\text{V}$ $V_{GS} = 0\text{V}$	-	-	1	μA
		$T_C = 150^\circ\text{C}$	-	-	250	
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20\text{V}$	-	-	± 100	nA

On Characteristics

$V_{GS(TH)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250\mu\text{A}$	1	1.6	2	V
$R_{DS(ON)}$	Drain to Source On Resistance	$I_D = 35\text{A}$, $V_{GS} = 10\text{V}$	-	16.5	20	m Ω
		$I_D = 35\text{A}$, $V_{GS} = 5\text{V}$	-	20.5	27	
		$I_D = 35\text{A}$, $V_{GS} = 10\text{V}$, $T_J = 175^\circ\text{C}$	-	39	48	

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$	-	1420	1890	pF	
C_{oss}	Output Capacitance		-	150	200	pF	
C_{rss}	Reverse Transfer Capacitance		-	65	100	pF	
R_G	Gate Resistance	$f = 1\text{MHz}$	-	3.5	-	Ω	
Q_g	Total Gate Charge at 10V	$V_{GS} = 0\text{V}$ to 10V	$V_{DD} = 30\text{V}$ $I_D = 35\text{A}$	-	24	34	nC
Q_g	Total Gate Charge at 5V	$V_{GS} = 0\text{V}$ to 5V		-	13	18	nC
$Q_{g(th)}$	Threshold Gate Charge	$V_{GS} = 0\text{V}$ to 1V		-	1.3	-	nC
Q_{gs}	Gate to Source Gate Charge			-	4.0	-	nC
Q_{gs2}	Gate Charge Threshold to Plateau			-	2.7	-	nC
Q_{gd}	Gate to Drain "Miller" Charge			-	5.0	-	nC

Switching Characteristics

t_{on}	Turn-On Time	$V_{DD} = 30V, I_D = 35A$ $V_{GS} = 5V, R_{GS} = 11\Omega$	-	-	130	ns
$t_{d(on)}$	Turn-On Delay Time		-	12	-	ns
t_r	Rise Time		-	75	-	ns
$t_{d(off)}$	Turn-Off Delay Time		-	26	-	ns
t_f	Fall Time		-	34	-	ns
t_{off}	Turn-Off Time		-	-	90	ns

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Voltage	$I_{SD} = 35A$	-	-	1.25	V
		$I_{SD} = 16A$	-	-	1.0	V
t_{rr}	Reverse Recovery Time	$I_F = 35A, di/dt = 100A/\mu s$	-	-	39	ns
Q_{rr}	Reverse Recovery Charge	$I_F = 35A, di/dt = 100A/\mu s$	-	-	35	nC

Notes:

- 1: Package Limitation is 35A.
- 2: Starting $T_j = 25^\circ C, L = 110\mu H, I_{AS} = 28A, V_{DD} = 54V, V_{GS} = 10V.$

Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 1. Normalized Power Dissipation vs Case Temperature




Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515
Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs Gate Voltage and Drain Current




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST®	ISOPLANAR™	PowerSaver™	SuperSOT™-6
ActiveArray™	FASTr™	LittleFET™	PowerTrench®	SuperSOT™-8
Bottomless™	FPST™	MICROCOUPLER™	QFET®	SyncFET™
Build it Now™	FRFET™	MicroFET™	QST™	TCM™
CoolFET™	GlobalOptoisolator™	MicroPak™	QT Optoelectronics™	TinyLogic®
CROSSVOLT™	GTO™	MICROWIRE™	Quiet Series™	TINYOPTO™
DOMET™	HiSeC™	MSX™	RapidConfigure™	TruTranslation™
EcoSPARK™	I ² C™	MSXPro™	RapidConnect™	UHC™
E ² CMOS™	i-Lo™	OCX™	μSerDes™	UltraFET®
EnSigna™	ImpliedDisconnect™	OCXPro™	ScalarPump™	UniFET™
FACT™	IntelliMAX™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
FACT Quiet Series™		OPTOPLANAR™	SMART START™	Wire™
Across the board. Around the world.™		PACMAN™	SPM™	
The Power Franchise®		POP™	Stealth™	
Programmable Active Droop™		Power247™	SuperFET™	
		PowerEdge™	SuperSOT™-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.