

DESCRIPTION

The HY514100B is the new generation and fast dynamic RAM organized 4,194,304 x 1-bit. The HY514100B utilizes Hyundai's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins to the users. Multiplexed address inputs permit the HY514100B to be packaged in a standard 20/26 pin plastic SOJ, TSOP-II and Reverse TSOP-II.

The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipments. System oriented feature includes single power supply of $5V \pm 10\%$ tolerance and direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURESPIN

- Low power dissipation

Max. battery back-up 1.65mW (L-part)

Max. CMOS standby 1.1mW (L-part)

5.5mW

Max. TTL standby 11.0mW

Max. Self Refresh 1.1mW(SL-part)

Max. operating

Speed	Power
50	550.0mW
60	495.0mW
70	440.0mW

- Single power supply of $5V \pm 10\%$

- TTL compatible inputs and outputs

- Fast access and cycle time


Speed	t _{RAC}	t _{CAC}	t _{PC}
50	50ns	15ns	35ns
60	60ns	15ns	40ns
70	70ns	20ns	45ns

- Fast page mode operation
- Multi-bit test capability
- Read-Modify-Write capability
- CAS-before-RAS, RAS-only, Hidden refresh and Self Refresh capability
- 1024 refresh cycles / 128ms (L-part)
- 1024 refresh cycles / 16ms


PIN DESCRIPTION

RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
A0 - A10	Address Input
D	Data Input
Q	Data Output
Vcc	Power (+5V)
Vss	Ground

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1AC09-10-MAY95

4675088 0004121 906

ABSOLUTE MAXIMUM RATING

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
VCC	Voltage on VCC Relative to Vss	-1.0 to 7.0	V
Ios	Short Circuit Output Current	50	mA
Pd	Power Dissipation	0.90	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C • sec

NOTE: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	VCC+1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE: All voltage are referenced to Vss.

DC CHARACTERISTICS

(TA=0°C to 70°C, VCC=5V±10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pins)	$V_{SS} \leq V_{IN} \leq 6.5V$, All other pins not under test = V_{SS}		-10	10	μA	
ILO	Output Leakage Current (High impedance State)	$V_{SS} \leq V_{OUT} \leq 5.5V$, RAS & CAS at V_{IH}		-10	10	μA	
ICC1	VCC Supply Current, Operating	trc = trc (min.)	50 60 70	- - -	100 90 80	mA	1,2,3
ICC2	VCC Supply Current, TTL Standby	RAS & CAS at V_{IH} other inputs $\geq V_{SS}$		-	2	mA	
ICC3	VCC Supply Current, RAS-only refresh	trc = trc (min.)	50 60 70	- - -	100 90 80	mA	1,2,3
ICC4	VCC Supply Current, Fast Page mode	tpc = tpc (min.)	50 60 70	- - -	70 60 50	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS $\geq V_{CC}-0.2V$	L-part	- -	1 200	mA μA	
ICC6	VCC Supply Current, CAS-before- RAS refresh	trc = trc (min.)	50 60 70	- - -	100 90 80	mA	1,2,3
ICC7	VCC Supply Current, Battery Back Up (L-part only)	trc=125 μ , trAS $\leq 1\mu s$ CAS=CBR cycling or 0.2V WE=VCC-0.2V A0-A10=VCC-0.2V or 0.2V D=VCC-0.2V, 0.2V or open Q=open		-	300	μA	1,4,5
ICC8	VCC Supply Current, Self Refresh (SL-part only)	RAS & CAS $\leq 0.2V$ other pins same as ICC7		-	200	μA	6
VOL	Output Low Voltage	IOL = 4.2mA		-	0.4	V	
VOH	Output High Voltage	IOH = -5mA		2.4	-	V	

NOTE :

- ICC1, ICC3, ICC4 and ICC6 depend on cycle rates.
- ICC1, ICC3, ICC4 and ICC6 are depend on output loading. Specified values are obtained with the output open.
- ICC is specified as average current. ICC1, ICC3, ICC6, Address can be changed maximum two times while RAS=VIL. ICC4, Address can be changed maximum once while CAS=VIH.
- Only trAS(max.)=1 μs is only applied to refresh of battery backup but trAS(max.)=10 μs is applied to normal functional operation.
- ICC5(max.)=200 μA and ICC7 are applied to L-parts only (HY514100BLJ, HY514100BLT, HY514100BLR, HY514100BSLJ, HY514100BSLT, and HY514100BSLR.)
- ICC8 is applied to SL-parts only (HY514100BSLJ, HY514100BSLT and HY514100BSLR.)

■ 4675088 0004123 789 ■

AC CHARACTERISTICS

(TA=0°C to 70°C, Vcc=5V ± 10%, Vss=0V, unless otherwise noted.) NOTE1,2,3,13

#	SYMBOL	PARAMETER	HY514100BJ/BR/BLJ/BLT/BLR/ BSLJ/BSLT/BSLR						UNIT	NOTE
			- 50		- 60		- 70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	110	-	130	-	155	-	ns	
3	tPC	Fast Page Mode Cycle Time	35	-	40	-	45	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	55	-	60	-	70	-	ns	
5	tRAC	Access Time from RAS	-	50	-	60	-	70	ns	4,9,10
6	tCAC	Access Time from CAS	-	15	-	15	-	20	ns	4,9
7	tAA	Access Time from Column Address	-	25	-	30	-	35	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	30	-	35	-	40	ns	4,15
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	15	0	15	0	20	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	30	-	40	-	50	-	ns	
13	tRAS	RAS Pulse Width	50	10K	60	10K	70	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	50	200K	60	200K	70	200K	ns	
15	tRSH	RAS Hold Time	15	-	15	-	20	-	ns	
16	tCSH	CAS Hold Time	50	-	60	-	70	-	ns	
17	tCAS	CAS Pulse width	15	10K	15	10K	20	10K	ns	
18	tRCD	RAS to CAS Delay	15	35	20	45	20	50	ns	9
19	tRAD	RAS to Column Address Delay Time	10	25	15	30	15	35	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	15
21	tCP	CAS Precharge Time	10	-	10	-	10	-	ns	17
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold time	8	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	14
25	tCAH	Column Address Hold Time	15	-	15	-	15	-	ns	14
26	tAR	Column Address Hold Time from RAS	40	-	50	-	55	-	ns	
27	tRAL	Column Address to RAS Lead Time	25	-	30	-	35	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	14
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6,14
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	10	-	10	-	15	-	ns	14
32	tWCR	Write Command Hold Time from RAS	40	-	45	-	55	-	ns	
33	tWP	Write Command Pulse Width	10	-	10	-	15	-	ns	
34	tRWL	Write Command to RAS Lead Time	15	-	15	-	20	-	ns	
35	tCWL	Write Command to CAS Lead Time	15	-	15	-	20	-	ns	16
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	15	-	15	-	15	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	40	-	45	-	55	-	ns	
39	tREF	Refresh Period (1024 cycles)	-	16	-	16	-	16	ms	12
		L-part	-	128	-	128	-	128		11
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8,14

4675088 0004124 615

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY514100BJ/BR/BLJ/BLT/BLR/ BSLJ/BSLT/BSLR						UNIT	NOTE
			- 50		- 60		- 70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to WE Delay Time	15	-	15	-	20	-	ns	8
42	tRWD	RAS to WE Delay Time	50	-	60	-	70	-	ns	8
43	tAWD	Column Address to WE Delay Time	25	-	30	-	35	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	14
45	tCHR	CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	15
46	tRPC	RAS to CAS Precharge Time	5	-	5	-	5	-	ns	14
47	tCPT	CAS Precharge Time (CBR Counter Test)	20	-	20	-	25	-	ns	17
48	tCPWD	WE Delay Time from CAS Precharge	30	-	35	-	40	-	ns	8
49	tRHCP	RAS Hold Time from CAS Precharge	30	-	35	-	40	-	ns	
50	tWRP	WE to RAS Precharge Time(CBR Cycle)	10	-	10	-	10	-	ns	
51	tWRH	WE to RAS Hold Time(CBR Cycle)	10	-	10	-	10	-	ns	
52	tWTS	Write Command Set-up Time (Test Mode In)	10	-	10	-	10	-	ns	
53	tWtH	Write Command Hold Time (Test Mode In)	10	-	10	-	10	-	ns	
54	tRASS	RAS Pulse Width (Self Refresh)	100	-	100	-	100	-	μs	
55	tRPS	RAS Precharge Time (Self Refresh)	120	-	130	-	150	-	ns	
56	tCHS	CAS Hold Time from RAS (Self Refresh)	- 50	-	- 50	-	- 50	-	ns	

4675088 0004125 551

AC CHARACTERISTICS IN TEST MODE

NOTE 18

#	SYMBOL	PARAMETER	HY514100BJ/BT/BR/BLJ/BLT/BLR/ BSLJ/BSLT/BSLR						UNIT	NOTE
			- 50		- 60		- 70			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	95	-	115	-	135	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	115	-	135	-	160	-	ns	
3	tPC	Fast Page Mode Cycle Time	40	-	45	-	50	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	60	-	65	-	75	-	ns	
5	tRAC	Access Time from RAS	-	55	-	65	-	75	ns	4,9,10
6	tCAC	Access Time from CAS	-	18	-	20	-	25	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	35	-	40	-	45	ns	4
13	tRAS	RAS Pulse Width	55	10K	65	10K	75	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	55	200K	65	200K	75	200K	ns	
15	tRSH	RAS Hold Time	20	-	20	-	25	-	ns	
16	tCSH	CAS Hold Time	55	-	65	-	75	-	ns	
17	tCAS	CAS Pulse Width	20	10K	20	10K	25	10K	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
41	tCWD	CAS to WE Delay Time	20	-	20	-	25	-	ns	8
42	tRWD	RAS to WE Delay Time	55	-	65	-	75	-	ns	8
43	tAWD	Column Address to WE Delay Time	35	-	35	-	40	-	ns	8

NOTE:

1. An initial pause of 200 μ s is required after power-up followed by any 8 $\overline{\text{RAS}}$ only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle before proper device operation is achieved.
2. If $\text{RAS}=\text{Vss}$ during power-up, the HY514100B could begin an active cycle. These condition results in higher current than necessary which is demanded from the power supply during power-up. It is recommended that RAS and CAS track with Vcc during power-up or be held at a valid Vih in order to minimize the power-up current
3. $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $\text{Vih}(\text{min.})$ and $\text{Vil}(\text{max.})$, and are assumed to be 5ns for all inputs.
4. Measured at $\text{VOH}=2.4\text{V}$ and $\text{VOL}=0.4\text{V}$ with a load equivalent to 2 TTL loads and 100pF.
5. $\text{tOFF}(\text{max.})$ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either trCH or trRH must be satisfied for a read cycle.
7. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in Read-Modify-Write cycles.
8. twCS , trWD , tcWD , tAWD and tcpWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $\text{twCS} \geq \text{twCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. if $\text{trWD} \geq \text{trWD}(\text{min.})$, $\text{tcWD} \geq \text{tcWD}(\text{min.})$, $\text{tAWD} \geq \text{tAWD}(\text{min.})$, and $\text{tcpWD} \geq \text{tcpWD}(\text{min.})$, the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the $\text{trCD}(\text{max.})$ limit insures that $\text{trAC}(\text{max.})$ can be met. $\text{trCD}(\text{max.})$ is specified as a reference point only. If trCD is greater than the specified $\text{trCD}(\text{max.})$ limit, then access time is controlled by tCAC .
10. Operation within the $\text{trAD}(\text{max.})$ limit insures that $\text{trAC}(\text{max.})$ can be met. $\text{trAD}(\text{max.})$ is specified as a reference point only. If trAD is greater than the specified $\text{trAD}(\text{max.})$ limit, then access time is controlled by tAA .
11. $\text{tREF}(\text{max.})=128\text{ms}$ is applied to L-Parts(HY514100BLJ/BSLJ, HY514100BLT/BSLT and HY514100BLR/BSLR).
12. A burst of 1024 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles must be executed within 16ms(128ms for L-part) after exiting self refresh.
13. When $\overline{\text{CAS}}$ goes low, 1-bits data are written into the device.
14. These parameters are determined by the earlier falling edge of $\overline{\text{CAS}}$.
15. These parameters are determined by the later rising edge of $\overline{\text{CAS}}$.
16. tcWL must be satisfied by $\overline{\text{CAS}}$ for 1-bits access cycles.
17. tcp and tcPT are measured when $\overline{\text{CAS}}$ is high state.
18. These specifcations are applied to the test Mode.


CAPACITANCE

($\text{Ta}=25^\circ\text{C}$, $\text{Vcc}=5\text{V} \pm 10\%$, $\text{Vss}=0\text{V}$, $\text{f}=1\text{MHz}$, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A10)	-	5	pF
CIN2	Input Capacitance (RAS, CAS, WE)	-	7	pF
CDQ	Data Input/Output Capacitance (Q)	-	7	pF

TIMING DIAGRAM

READ CYCLE



EARLY WRITE CYCLE



The timing diagram illustrates the relationship between several signals and their timing parameters:


- RAS:** Row Address Strobe. Parameters include $t_{RAS}(13)$, $t_{RFP}(12)$, $t_{RSH}(10)$, $t_{RCD}(18)$, $t_{RSM}(15)$, and $t_{CAS}(17)$.
- CAS:** Column Address Strobe. Parameters include $t_{CSP}(20)$, $t_{RAD}(19)$, $t_{RAH}(23)$, $t_{ASC}(24)$, $t_{CAH}(25)$, and $t_{RAL}(27)$.
- A0-10:** Address bus. Shows **ROW** and **COLUMN** periods. Parameters include $t_{RCS}(28)$, $t_{CWD}(41)$, $t_{RWD}(42)$, $t_{AWD}(43)$, $t_{CWL}(35)$, and $t_{RWL}(34)$.
- WE:** Write Enable. Parameters include $t_{WA}(7)$, $t_{CAC}(6)$, $t_{WP}(33)$, $t_{QS}(36)$, and $t_{DH}(37)$.
- D:** Data bus. Shows **VALID DATA** period.
- Q:** Data bus. Shows **VALID DATA** period. Parameters include $t_{RAC}(5)$, $t_{CLZ}(9)$, and $t_{OFF}(10)$.

The timing diagram illustrates the relationship between several signals during memory access operations. The signals and their timing parameters are as follows:


- RAS:** Row Address Strobe. Timing parameters include $t_{RASP}(14)$ (high pulse), $t_{RCP}(49)$ (high pulse), $t_{RSH}(16)$ (high-to-low delay), and $t_{RPL}(12)$ (low-to-high delay).
- CAS:** Column Address Strobe. Timing parameters include $t_{CSP}(20)$ (high pulse), $t_{CDD}(18)$ (high-to-low delay), $t_{CAS}(17)$ (high-to-low delay), $t_{CPI}(21)$ (high-to-low delay), $t_{CQ}(3)$ (high-to-low delay), $t_{CPI}(21)$ (low-to-high delay), $t_{CAS}(17)$ (low-to-high delay), and $t_{CPR}(20)$ (low-to-high delay).
- AO-10:** Address/Output bus. Timing parameters include $t_{ASR}(22)$ (high-to-low delay), $t_{RAH}(23)$ (high-to-low delay), $t_{ASQ}(24)$ (high-to-low delay), $t_{CAH}(25)$ (high-to-low delay), $t_{ASQ}(24)$ (low-to-high delay), $t_{CAH}(25)$ (low-to-high delay), and $t_{RAL}(27)$ (low-to-high delay).
- WE:** Write Enable. Timing parameters include $t_{WAS}(25)$ (high-to-low delay), $t_{WA}(7)$ (high-to-low delay), $t_{RCH}(28)$ (high-to-low delay), $t_{RCH}(28)$ (low-to-high delay), $t_{RCH}(28)$ (high-to-low delay), $t_{RCH}(28)$ (low-to-high delay), $t_{RCH}(28)$ (high-to-low delay), $t_{RCH}(28)$ (low-to-high delay), and $t_{RCH}(28)$ (high-to-low delay).
- Q:** Data bus. Timing parameters include $t_{QAC}(6)$ (high-to-low delay), $t_{QZ}(9)$ (high-to-low delay), $t_{QFF}(10)$ (high-to-low delay), $t_{QAC}(6)$ (low-to-high delay), $t_{QZ}(9)$ (low-to-high delay), $t_{QFF}(10)$ (low-to-high delay), $t_{QAC}(6)$ (high-to-low delay), $t_{QZ}(9)$ (high-to-low delay), $t_{QFF}(10)$ (high-to-low delay), and $t_{QAC}(6)$ (low-to-high delay).

[illegible][illegible]

RAS-ONLY REFRESH CYCLE



CAS-BEFORE-RAS REFRESH CYCLE



NOTE:A0-10 = "H" or "L"

The timing diagram illustrates the relationship between several signals and their timing parameters:

- RAS:** RAS Valid High (V_H), RAS Valid Low (V_L). Parameters: t_{RAS}(13), t_{RC}(1), t_{RP}(12), t_{RAS}(13), t_{RP}(12).
- CAS:** CAS Valid High (V_H), CAS Valid Low (V_L). Parameters: t_{CCP}(20), t_{CCD}(18), t_{CSH}(15), t_{CHR}(45), t_{CRP}(20).
- A0-10:** Address signals. Parameters: t_{ASR}(22), t_{RAH}(23), t_{RAD}(19), t_{RAI}(26), t_{ASC}(24), t_{CAH}(25), t_{RAI}(27).
- WE:** Write Enable Valid High (V_H), Write Enable Valid Low (V_L). Parameters: t_{RCS}(23), t_{WRP}(30), t_{WRH}(5), t_{WAC}(5), t_{WAL}(7), t_{WAC}(5), t_{WAL}(7).
- Q:** Data output. Parameters: t_{OLZ}(3), t_{OFF}(19).


The diagram also shows the data output Q transitioning from HIGH-Z to VALID DATA and back to HIGH-Z.

The timing diagram illustrates the relationship between several signals and their timing parameters:


- RAS**: Row Address Strobe. Parameters include $t_{RAS}(13)$, $t_{RC}(1)$, $t_{RP}(12)$, $t_{RAS}(13)$, $t_{RC}(1)$, and $t_{RP}(12)$.
- CAS**: Column Address Strobe. Parameters include $t_{ICRP}(20)$, $t_{ICD}(18)$, $t_{IRSH}(15)$, $t_{ICR}(45)$, and $t_{ICRP}(20)$.
- A0-10**: Address bus. Parameters include $t_{ASR}(22)$, $t_{RAD}(19)$, $t_{IAH}(23)$, $t_{ASC}(24)$, $t_{ICAH}(25)$, $t_{WCS}(40)$, $t_{FWL}(34)$, $t_{WCH}(31)$, $t_{WPI}(33)$, $t_{WPR}(50)$, and $t_{WPH}(51)$.
- WE**: Write Enable. Parameters include $t_{WCR}(32)$, $t_{IDCR}(38)$, $t_{IDS}(36)$, and $t_{IDH}(37)$.
- D**: Data bus. Parameter is $t_{IDH}(37)$.

The diagram also shows the **VALID DATA** period and the **HIGH-Z** state for the data bus.

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



CAS-BEFORE-RAS SELF REFRESH CYCLE




NOTE: A0-10, WE = 'H' or 'L'


TEST MODE

The HY514100B is a DRAM organized 4,194,304 x 1-bit. It is internally organized 524,288 x 8-bit. In Test Mode, data are written into 8 sectors (Each is composed of 512K bits) in parallel and retrieved the same way. Row address A10 and column address A0 and A10 are not used. If, upon reading, all bit are equal (all "1"s or "0"s), the Q pin indicates a "1". If they are not equal, the Q pin indicates a "0". The diagram below shows the timing of the HY514100B to enter Test Mode. In Test Mode, the 4Mx1 DRAM can be tested as if it were a 512Kx1 DRAM. WE, CAS-before-RAS cycle (Test Mode In Cycle) puts the HY514100B into Test Mode and CAS-before-RAS or RAS-only refresh cycle puts it back into Normal Mode. In Test Mode, WE, CAS-before-RAS cycle shall be used for the refresh operation. The Test Mode function reduces test time.(1/8 in case of N test pattern)

TEST MODE IN CYCLE




BLOCK DIAGRAM IN TEST MODE




4675088 0004135 4T0

PACKAGE INFORMATION

300 mil 20/26 pin Small Out line J-form Package (J)



300 mil 20/26 pin Thin Small Outline Package (T) (R)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY514100BJ	50/60/70		SOJ
HY514100BLJ	50/60/70	L-part	SOJ
HY514100BSLJ	50/60/70	SL-part	SOJ
HY514100BT	50/60/70		TSOP-II
HY514100BLT	50/60/70	L-part	TSOP-II
HY514100BSLT	50/60/70	SL-part	TSOP-II
HY514100BR	50/60/70		TSOP-II(R)
HY514100BLR	50/60/70	L-part	TSOP-II(R)
HY514100BSLR	50/60/70	SL-part	TSOP-II(R)