

# 64MBIT (4MBIT × 16) PAGE MODE DUAL WORK FLASH MEMORY

## Table of Contents-

1. GENERAL DESCRIPTION	2
2. FEATURES	2
3. PIN CONFIGURATION	3
4. ELECTRICAL CHARACTERISTICS	16
Absolute Maximum Ratings*	16
Operating Conditions	
Capacitance <sup>(1)</sup>	17
AC Input/Output Test Conditions	17
DC Characteristics	18
AC Characteristics - Read-only Operations(1)	20
AC Characteristics - Write Operations <sup>(1, 2)</sup>	
Reset Operations	
Reset AC Specifications	
Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance $^{(3)}$	
5. ADDITIONAL INFORMATION	
Recommended Operating Conditions	
At Device Power-Up	
Glitch Noises	
6. ORDERING INFORMATION	
7. PACKAGE DIMENSIONS	30
48-pin Standard Thin Small Outline Package (measured in millimeters)	30
48-ball TFBGA (8 mm x 11 mm) (measurements in millimeters)	30
8. VERSION HISTORY	31



## **1. GENERAL DESCRIPTION**

The W28F641, a 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can be operated at VDD = 2.7V to 3.6V and VPP = 1.65V to 3.6V or 11.7V to 12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The W28F641 provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time-consuming wait states. Furthermore, the configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program. Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

### 2. FEATURES

- 64M Density with 16Bit I/O Interface
- High-Performance Reads
  - 80/35 nS 8-Word Page Mode
- Configurative 4-Plane Dual Work
  - Flexible Partitioning
  - Read operations during Block Erase or (Page Buffer) Program
  - Status Register for Each Partition
- Low Power Operation
  - 2.7V Read and Write Operations
  - VDDQ for Input/Output Power Supply Isolation
  - Automatic Power Savings Mode Reduces ICCR in Static Mode
- Enhanced Code + Data Storage
  - 5 μS Typical Erase/Program Suspends
- OTP (One Time Program) Block
  - 4-Word Factory-Programmed Area
  - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
  - 16-Word Page Buffer
  - 5  $\mu S/$  Word (Typ.) at 12V  $V_{\text{PP}}$
- Operating Temperature
  - -40°C to +85°C
- CMOS Process (P-type silicon substrate)
- Flexible Blocking Architecture
  - Eight 4k-word Parameter Blocks


- One hundred and twenty-seven 32k-word Main Blocks
- Top or Bottom Parameter Location
- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up or device reset
  - Absolute Protection with  $V_{PP} \leq V_{PPLK}$
  - Block Erase, Full Chip Erase, (Page Buffer)
     Word Program Lockout during Power
     Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 11  $\mu S/$  Word (Typ.) Programming
  - 12V No Glue Logic 9  $\mu S/$  Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
  - Common Flash Interface (CFI)
    Basic Command Set
- Extended Cycling Capability
   Minimum 100,000 Block Erase Cycles
- Chip-Size Packaging
  - 0.75 mm pitch 48-Ball TFBGA and 48-Pin TSOP
- ETOX™ Flash Technology



• No designed or rated as radiation hardened

\* ETOX is a trademark of Intel Corporation.

### **3. PIN CONFIGURATION**





### Table 1. Pin Descriptions

SYMBOL	TYPE	NAME AND FUNCTION
A0 – A21	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A0 – A21.
DQ0 – DQ15	INPUT/ OUTPUT	<b>DATA INPUT/OUTPUTS</b> : Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
#CE	INPUT	<b>CHIP ENABLE</b> : Activates the device's control logic, input buffers, decoders and sense amplifiers. #CE-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
#RESET	INPUT	<b>RESET</b> : When low (V <sub>IL</sub> ), #RESET resets internal automation and inhibits write operations, which provides data protection. #RESET-high (V <sub>IH</sub> ) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. #RESET must be low during power-up/down.
#OE	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
#WE	INPUT	<b>WRITE ENABLE</b> : Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of #CE or #WE (whichever goes high first).
#WP	INPUT	<b>WRITE PROTECT</b> : When #WP is V <sub>IL</sub> , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When #WP is V <sub>IH</sub> , lock-down is disabled.
		<b>MONITORING POWER SUPPLY VOLTAGE:</b> $V_{PP}$ is not used for power supply pin. With $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted.
V <sub>PP</sub>	INPUT	Applying 12V ±0.3V to V <sub>PP</sub> provides fast erasing or fast programming mode. In this mode, V <sub>PP</sub> is power supply pin. Applying 12V ±0.3V to V <sub>PP</sub> during erase/program can only be done for a maximum of 1,000 cycles on each block. V <sub>PP</sub> may be connected to 12V ±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
V <sub>DD</sub>	SUPPLY	<b>DEVICE POWER SUPPLY</b> : With $V_{DD} \le V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{DD}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>DDQ</sub>	SUPPLY	<b>INPUT/OUTPUT POWER SUPPLY (2.7V to 3.6V):</b> Power supply for all input/output pins.
V <sub>SS</sub>	SUPPLY	GROUND: Do not float any ground pins.



		THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:									
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read ID/OTP	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	х	Х	х	Х							х
OTP Program			Х								
Block Erase	Х	Х	Х	Х							
Full Chip Erase			Х								
Program Suspend	х	х	х	х							х
Block Erase Suspend	х	Х	х	Х	х	х				х	

## Table 2. Simultaneous Operation Modes Allowed with Four Planes<sup>(1,2)</sup>

Notes:

1. "X" denotes the operation available.

2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.





B	LOCK NUMBER	ADDRESS RANGE	B	LOCK NUMBER	ADDRESS RANGE
	134 4K-WORD	3FF000H - 3FFFFFH		63 32K-WORD	1F8000H - 1FFFFH
	133 4K-WORD	3FE000H - 3FEFFFH		62 32K-WORD	1F0000H - 1F7FFFH
	132 4K-WORD	3FD000H - 3FDFFFH		61 32K-WORD	1E8000H - 1EFFFFH
	131 4K-WORD	3FC000H - 3FCFFFH		60 32K-WORD	1E0000H - 1E7FFH
	130 4K-WORD	3FB000H - 3FBFFFH		59 32K-WORD	1D8000H - 1DFFFFH
	129 4K-WORD	3FA000H - 3FAFFFH		58 32K-WORD	1D0000H - 1D7FFFH
	128 4K-WORD	3F9000H - 3F9FFFH		57 32K-WORD	1C8000H - 1CFFFFH
	127 4K-WORD	3F8000H - 3F8FFFH		56 32K-WORD	1C0000H - 1C7FFFH
	126 32K-WORD	3F0000H - 3F7FFFH	ш	55 32K-WORD	1B8000H - 1BFFFFH
	125 32K-WORD	3E8000H - 3EFFFFH	PLANE	54 32K-WORD	1B0000H - 1B7FFFH
_	124 32K-WORD	3E0000H - 3E7FFFH	Ā	53 32K-WORD	1A8000H - 1AFFFFH
Ш	123 32K-WORD	3D8000H - 3DFFFFH		52 32K-WORD	1A0000H - 1A7FFFH
PLANE	122 32K-WORD	3D0000H - 3D7FFFH		51 32K-WORD	198000H - 19FFFFH
4	121 32K-WORD	3C8000H - 3CFFFFH	(UNIFORM	50 32K-WORD	190000H - 197FFFH
2	120 32K-WORD	3C0000H - 3C7FFFH	15	49 32K-WORD	188000H - 18FFFFH
	119 32K-WORD	3B8000H - 3BFFFFH	L ۲	48 32K-WORD	180000H - 187FFFH
Я	118 32K-WORD	3B0000H - 3B7FFFH	Į	47 32K-WORD	178000H - 17FFFFH
Ш	117 32K-WORD	3A8000H - 3AFFFFH	15	46 32K-WORD	170000H - 177FFFH
14	116 32K-WORD	3A0000H - 3A7FFFH		45 32K-WORD	168000H - 16FFFFH
(PARAM	115 32K-WORD	398000H - 39FFFFH	PLANE1	44 32K-WORD	160000H - 167FFFH
2	114 32K-WORD	390000H - 397FFFH	Z	43 32K-WORD	158000H - 15FFFFH
A	113 32K-WORD	388000H - 38FFFFH	<b>A</b>	42 32K-WORD	150000H - 157FFFH
6	112 32K-WORD	380000H - 387FFFH	1	41 32K-WORD	148000H - 14FFFFH
	111 32K-WORD	378000H - 37FFFFH		40 32K-WORD	140000H - 147FFFH
Ш	110 32K-WORD	370000H - 377FFFH		39 32K-WORD	138000H - 13FFFFH
Z	109 32K-WORD	368000H - 36FFFFH		38 32K-WORD	130000H - 137FFFH
PLANE3	108 32K-WORD	360000H - 367FFFH		37 32K-WORD	128000H - 12FFFFH
2	107 32K-WORD	358000H - 35FFFFH		36 32K-WORD	120000H - 127FFFH
_	106 32K-WORD	350000H - 357FFFH		35 32K-WORD	118000H - 11FFFFH
	105 32K-WORD	348000H - 34FFFFH		34 32K-WORD	110000H - 117FFFH
	104 32K-WORD	340000H - 347FFFH		33 32K-WORD	108000H - 10FFFFH
	103 32K-WORD	338000H - 33FFFFH		32 32K-WORD	100000H - 107FFFH
	102 32K-WORD	330000H - 337FFFH			-
	101 32K-WORD	328000H - 32FFFFH		31 32K-WORD	0F8000H - 0FFFFFH
	100 32K-WORD	320000H - 327FFFH		30 32K-WORD	0F0000H - 0F7FFFH
1	99 32K-WORD	318000H - 31FFFFH		29 32K-WORD	0E8000H - 0EFFFFH
1	98 32K-WORD	310000H - 317FFFH		28 32K-WORD	0E0000H - 0E7FFFH
1	97 32K-WORD	308000H - 30FFFFH		27 32K-WORD	0D8000H - 0DFFFFH
1	96 32K-WORD	300000H - 307FFFH		26 32K-WORD	0D0000H - 0D7FFFH
-				25 32K-WORD	0C8000H - 0CFFFFH
<u> </u>	95 32K-WORD	2F8000H - 2FFFFFH		24 32K-WORD	0C0000H - 0C7FFFH
	94 32K-WORD	2F0000H - 2F7FFFH		23 32K-WORD	0B8000H - 0BFFFFH
	93 32K-WORD	2E8000H - 2EFFFFH	Ξ	22 32K-WORD	0B0000H - 0B7FFFH
	92 32K-WORD	2E0000H - 2E7FFFH	Z	21 32K-WORD	0A8000H - 0AFFFFH
	91 32K-WORD			20 32K-WORD	0A0000H - 0A7FFFH
1	90 32K-WORD	2D8000H - 2DFFFFH 2D0000H - 2D7FFFH	PLANI	19 32K-WORD	098000H - 09FFFFH
1	89 32K-WORD	2C8000H - 2CFFFFH		18 32K-WORD	090000H - 097FFFH
1			2	17 32K-WORD	088000H - 08FFFFH
1 -	88 32K-WORD	2C0000H - 2C7FFFH	(UNIFORM	16 32K-WORD	080000H - 087FFFH
Ξ	87 32K-WORD	2B8000H - 2BFFFFH	Ш.	15 32K-WORD	078000H - 07FFFFH
Z	86 32K-WORD	2B0000H - 2B7FFFH	Z	14 32K-WORD	070000H - 077FFFH
PLANE	85 32K-WORD	2A8000H - 2AFFFH	15	13 32K-WORD	068000H - 06FFFFH
	84 32K-WORD	2A0000H - 2A7FFFH		12 32K-WORD	060000H - 067FFFH
	83 32K-WORD	298000H - 29FFFFH	Ш	12 32K-WORD 11 32K-WORD	058000H - 05FFFFH
l ≥	82 32K-WORD	290000H - 297FFFH	Z	10 32K-WORD	050000H - 057FFFH
L F	81 32K-WORD	288000H - 28FFFFH	PLANE0	9 32K-WORD	048000H - 057FFFH
ΙĽ	80 32K-WORD	280000H - 287FFFH	Ы		
Ē	79 32K-WORD	278000H - 27FFFFH		8 32K-WORD	040000H - 047FFFH
(UNIFORM	78 32K-WORD	270000H - 277FFFH		7 32K-WORD	038000H - 03FFFFH
	77 32K-WORD	268000H - 26FFFFH		6 32K-WORD	030000H - 037FFFH
E2	76 32K-WORD	260000H - 267FFFH		5 32K-WORD	028000H - 02FFFFH
Z	75 32K-WORD	258000H - 25FFFFH		4 32K-WORD	020000H - 027FFFH
₹	74 32K-WORD	250000H - 257FFFH		3 32K-WORD	018000H - 01FFFFH
PLA	73 32K-WORD	248000H - 24FFFFH		2 32K-WORD	010000H - 017FFFH
1 .	72 32K-WORD	240000H - 247FFFH		1 32K-WORD	008000H - 00FFFFH
1	71 32K-WORD	238000H - 23FFFFH		0 32K-WORD	000000H - 007FFFH
1	70 32K-WORD	230000H - 237FFFH			
1	69 32K-WORD	228000H - 22FFFFH			
1	68 32K-WORD	220000H - 227FFFH			
1	67 32K-WORD	218000H - 21FFFFH			
1	66 32K-WORD	210000H - 217FFFH			
		208000H - 20FFFFH			
	65 32K-WORD	2000000 - 20FFFF			

Figure 2.1 Top Parameter Memory Map



BL	OCK NUMBER	ADDRESS RANGE	E	BLOCK NUMBER	ADDRESS RANGE
	134 32K-WORD	3F8000H - 3FFFFFH		70 32K-WORD	1F8000H - 1FFFFFH
	133 32K-WORD	3F0000H - 3F7FFFH		69 32K-WORD	1F0000H - 1F7FFFH
	132 32K-WORD	3E8000H - 3EFFFFH		68 32K-WORD	1E8000H - 1EFFFFH
	131 32K-WORD	3E0000H - 3E7FFFH		67 32K-WORD	1E0000H - 1E7FFFH
	130 32K-WORD	3D8000H - 3DFFFFH		66 32K-WORD	1D8000H - 1DFFFFH
	129 32K-WORD	3D0000H - 3D7FFFH		65 32K-WORD	1D0000H - 1D7FFFH
	128 32K-WORD	3C8000H - 3CFFFFH		64 32K-WORD	1C8000H - 1CFFFFH
	127 32K-WORD	3C0000H - 3C7FFFH		63 32K-WORD	1C0000H - 1C7FFFH
$\sim$	126 32K-WORD	3B8000H - 3BFFFFH		62 32K-WORD	1B8000H - 1BFFFFH
PLANE	125 32K-WORD	3B0000H - 3B7FFFH	Ξ	61 32K-WORD	1B0000H - 1B7FFFH
z	124 32K-WORD	3A8000H - 3AFFFFH	PLANI	60 32K-WORD	1A8000H - 1AFFFFH
٩					
2	123 32K-WORD	3A0000H - 3A7FFFH	2		1A0000H - 1A7FFFH
±.	122 32K-WORD	398000H - 39FFFFH	<u> </u>	58 32K-WORD	198000H - 19FFFFH
Σ	121 32K-WORD	390000H - 397FFFH	Σ	57 32K-WORD	190000H - 197FFFH
2	120 32K-WORD	388000H - 38FFFFH	2	56 32K-WORD	188000H - 18FFFFH
0	119 32K-WORD	380000H - 387FFFH	0	55 32K-WORD	180000H - 187FFFH
Ľ.	118 32K-WORD	378000H - 37FFFFH	느느	54 32K-WORD	178000H - 17FFFFH
Z			(UNIFORM		
(UNIFORM		370000H - 377FFFH	5	53 32K-WORD	170000H - 177FFFH
	116 32K-WORD	368000H - 36FFFFH		52 32K-WORD	168000H - 16FFFFH
8 2	115 32K-WORD	360000H - 367FFFH	PLANE1	51 32K-WORD	160000H - 167FFFH
PLANE3	114 32K-WORD	358000H - 35FFFFH	14	50 32K-WORD	158000H - 15FFFFH
2	113 32K-WORD	350000H - 357FFFH		49 32K-WORD	150000H - 157FFFH
3	112 32K-WORD	348000H - 34FFFFH	1	48 32K-WORD	148000H - 14FFFFH
đ			2		
_	111 32K-WORD	340000H - 347FFFH		47 32K-WORD	140000H - 147FFFH
	110 32K-WORD	338000H - 33FFFFH		46 32K-WORD	138000H - 13FFFFH
	109 32K-WORD	330000H - 337FFFH		45 32K-WORD	130000H - 137FFFH
	108 32K-WORD	328000H - 32FFFFH		44 32K-WORD	128000H - 12FFFFH
	107 32K-WORD	320000H - 327FFFH		43 32K-WORD	120000H - 127FFFH
	106 32K-WORD	318000H - 31FFFFH		42 32K-WORD	118000H - 11FFFFH
	105 32K-WORD	310000H - 317FFFH		41 32K-WORD	110000H - 117FFFH
	104 32K-WORD	308000H - 30FFFFH		40 32K-WORD	108000H - 10FFFFH
	103 32K-WORD	300000H - 307FFFH		39 32K-WORD	100000H - 107FFFH
	102         32K-WORD           101         32K-WORD           100         32K-WORD           99         32K-WORD	2F8000H - 2FFFFH 2F0000H - 2F7FFH 2E8000H - 2EFFFFH 2E0000H - 2E7FFFH		38         32K-WORD           37         32K-WORD           36         32K-WORD           35         32K-WORD	0F8000H - 0FFFFH 0F0000H - 0F7FFFH 0E8000H - 0EFFFFH 0E0000H - 0E7FFFH
	98 32K-WORD	2D8000H - 2DFFFFH		34 32K-WORD	0D8000H - 0DFFFFH
	97 32K-WORD	2D0000H - 2D7FFFH		33 32K-WORD	0D0000H - 0D7FFFH
	96 32K-WORD	2C8000H - 2CFFFFH		32 32K-WORD	0C8000H - 0CFFFFH
	95 32K-WORD	2C0000H - 2C7FFFH		31 32K-WORD	0C0000H - 0C7FFFH
	94 32K-WORD	2B8000H - 2BFFFFH		30 32K-WORD	0B8000H - 0BFFFFH
ш	93 32K-WORD	2B0000H - 2B7FFFH		29 32K-WORD	0B0000H - 0B7FFFH
PLANE					
ج		2A8000H - 2AFFFH		28 32K-WORD	0A8000H - 0AFFFFH
2	91 32K-WORD	2A0000H - 2A7FFFH	Ш	27 32K-WORD	0A0000H - 0A7FFFH
	90 32K-WORD	298000H - 29FFFFH	PLANE	26 32K-WORD	098000H - 09FFFFH
PLANE2 (UNIFORM	89 32K-WORD	290000H - 297FFFH	_ <	25 32K-WORD	090000H - 097FFFH
Ľ	88 32K-WORD	288000H - 28FFFFH	7	24 32K-WORD	088000H - 08FFFFH
0	87 32K-WORD	280000H - 287FFFH		23 32K-WORD	080000H - 087FFFH
Щ	86 32K-WORD		(PARAMETER	22 32K-WORD	
Ż		278000H - 27FFFH	щ		078000H - 07FFFFH
5	85 32K-WORD	270000H - 277FFFH		21 32K-WORD	070000H - 077FFFH
$\widetilde{}$	84 32K-WORD	268000H - 26FFFFH	1	20 32K-WORD	068000H - 06FFFFH
2	83 32K-WORD	260000H - 267FFFH	2	19 32K-WORD	060000H - 067FFFH
₽	82 32K-WORD	258000H - 25FFFFH	~	18 32K-WORD	058000H - 05FFFFH
2	81 32K-WORD	250000H - 257FFFH	4	17 32K-WORD	050000H - 057FFFH
3	80 32K-WORD	248000H - 24FFFFH	2	16 32K-WORD	048000H - 04FFFFH
2			÷		
_	79 32K-WORD	240000H - 247FFFH	ANEO	15 32K-WORD	040000H - 047FFFH
	78 32K-WORD	238000H - 23FFFFH	<u>ш</u>	14 32K-WORD	038000H - 03FFFFH
	77 32K-WORD	230000H - 237FFFH	Z	13 32K-WORD	030000H - 037FFFH
	76 32K-WORD	228000H - 22FFFFH	4	12 32K-WORD	028000H - 02FFFFH
	75 32K-WORD	220000H - 227FFFH	4	11 32K-WORD	020000H - 027FFFH
	74 32K-WORD	218000H - 21FFFFH	_	10 32K-WORD	018000H - 01FFFFH
	73 32K-WORD	210000H - 217FFFH		9 32K-WORD	010000H - 017FFFH
	73 32K-WORD 72 32K-WORD	208000H - 20FFFFH			
					008000H - 00FFFFH
	71 32K-WORD	200000H - 207FFFH		7 4K-WORD	007000H - 007FFFH
				6 4K-WORD	006000H - 006FFFH
				5 4K-WORD	005000H - 005FFFH
				4 4K-WORD	004000H - 004FFFH
				3 4K-WORD	003000H - 003FFFH
				2 4K-WORD	002000H - 002FFFH
				1 4K-WORD	001000H - 001FFFH
				1 4K-WORD 0 4K-WORD	001000H - 001FFFH 000000H - 000FFFH

Figure 2.2 Bottom Parameter Memory Map



#### Table 3. Identifier Codes and OTP Address for Read Operation

	CODE	ADDRESS [A15 – A0]	DATA [DQ15 – DQ0]	NOTES
Manufacture Code	Manufacture Code	0000H	00B0H	1
Device Code	Top Parameter	0001H	00B0H	1, 2
Device Code	Bottom Parameter	0001H	00B1H	1, 2
	Block is Unlocked		DQ0 = 0	3
Plack Look Configuration Code	Block is Locked	Block Address	DQ0 = 1	3
Block Lock Configuration Code	Block is not Locked-Down	+2	DQ1 = 0	3
	Block is Locked-Down		DQ1 = 1	3
Device Configuration Code	Partition Configuration register	0006H	PCRC	1, 4
OTP	OTP Lock	0080H	OTP-LK	1, 5
UIF	OTP	0081-0088H	OTP	1, 6

#### Notes:

1. The address A21 – A16 are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.

- 2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address). Top parameter device has its parameter blocks in the plane3 (The highest address).
- 3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.
  - DQ15 DQ2 are reserved for future implementation.
- 4. PCRC = Partition Configuration Register Code.
- 5. OTP-LK = OTP Block Lock configuration.
- 6. OTP = OTP Block data.

#### Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration<sup>(1)</sup>

PARTITION	CONFIGURATIO	ADDRESS (64M-bit device)	
PCR.10	PCR.9	PCR.8	[A21 – A16]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

#### Notes:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.




Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

-								-
MODE	NOTE	#RESET	#CE	#OE	#WE	ADDRESS	$V_{PP}$	DQ0 – 15
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	VIH	Х	Х	DOUT
Output Disable		V <sub>IH</sub>	$V_{\text{IL}}$	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z
Reset	3	V <sub>IL</sub>	Х	Х	Х	Х	Х	High Z
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 3, 4	Х	See Table 3, 4
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	Х	See Appendix
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	DIN

### Table 5. Bus Operations (1, 2)

#### Notes:

1. Refer to DC Characteristics. When  $V_{PP} \leq V_{PPLK}$ , memory contents can be read, but cannot be altered.

2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2</sub> for V<sub>PP</sub>. See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2</sub> voltages.

3. #RESET at  $V_{\text{SS}}$   $\pm 0.2V$  ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when  $V_{PP} = V_{PPH1/2}$  and  $V_{DD} = 2.7V$  to 3.6V.

Command writes involving full chip erase are reliably executed when  $V_{PP}$  =  $V_{PPH1}$  and  $V_{DD}$  = 2.7V to 3.6V.

5. Refer to Table 6 for valid DIN during a write operation.

6. Never hold #OE low and #WE low at the same timing.

7. Refer to Appendix for more information about query code.



#### Table 6. Command Definitions<sup>(11)</sup>

	BUS		FIRST	BUS CY	CLE	SECOND BUS CYCLE		
COMMAND	CYCLES REQ'D.	NOTE	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5, 9	Write	Х	30H	Write	Х	D0H
Program	2	5, 6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥ 4	5, 7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8, 9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8, 9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	COH	Write	OA	OD
Set Partition configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

#### Notes:

1. Bus operations are defined in Table 5.

2. All address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.

X = Any valid address within the device.

PA = Address within the selected partition.

IA = Identifier codes address (See Table 3 and Table 4).

QA = Query codes address. Refer to Appendix for details.

BA = Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA = Address of memory location for the Program command or the first address for the Page Buffer Program command.

OA = Address of OTP block to be read or programmed (See Figure 3).

PCRC = Partition configuration register code presented on the address A0 – A15.

3. ID = Data read from identifier codes. (See Table 3 and Table 4).

QD = Data read from query database. Refer to Appendix for details.

SRD = Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD = Data to be programmed at location WA. Data is latched on the rising edge of #WE or #CE (whichever goes high first) during command write cycles.

OD = Data within OTP block. Data is latched on the rising edge of #WE or #CE (whichever goes high first) during command write cycles.

N-1 = N is the number of the words to be loaded into a page buffer.

- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when #RESET is VIH.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.



- 7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when #WP is VIL. When #WP is VIH, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by Winbond for future device implementations and should not be used.

		CURRE	ERASE/PROGRAM		
State	#WP	DQ1 <sup>(1)</sup>	DQ0 <sup>(1)</sup>	State Name	ALLOWED <sup>(2)</sup>
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

#### Table 7. Functions of Block Lock<sup>(5)</sup> and Block Lock-Down

#### Notes:

1. DQ0 = 1: a block is locked; DQ0 = 0: a block is unlocked.

DQ1 = 1: a block is locked-down; DQ1 = 0: a block is not locked-down.

- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (#WP = 0) or [101] (#WP = 1), regardless of the states before power-off or reset operation.

4. When #WP is driven to VIL in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function, which is different from those described above.

CL	JRRENT	STATE		RESULT AFTER LOCK COMMAND WRITTEN (NEXT STA				
State	#WP	DQ1	DQ0	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>		
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>		
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>		
[111]	1	1	1	No Change	[110]	No Change		



#### Notes:

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block (DQ0 = 0), the corresponding block is lockeddown and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that #WP is not changed and fixed VIL or VIH.

PREVIOUS STATE	С	URRENT S	TATE		RESULT AFTER #WP TRANSITION (NEXT STATE)			
	State	#WP	DQ1	DQ0	#WP = 0→1 <sup>(1)</sup>	#WP = 1→0 <sup>(1)</sup>		
-	[000]	0	0	0	[100]	-		
-	[001]	0	0	1	[101]	-		
[110] <sup>(2)</sup>					[110]	-		
Other than [110] <sup>(2)</sup>	[011]	0	1	1	[111]	-		
-	[100]	1	0	0	-	[000]		
-	[101]	1	0	1	-	[001]		
-	[110]	1	1	0	-	[011] <sup>(3)</sup>		
_	[111]	1	1	1	-	[011]		

#### Table 9. Block Locking State Transitions upon #WP Transition<sup>(4)</sup>

Notes:

1. "#WP =  $0 \rightarrow 1$ " means that #WP is driven to VIH and "#WP =  $1 \rightarrow 0$ " means that #WP is driven to VIL.

2. State transition from the current state [011] to the next state depends on the previous state.

3. When #WP is driven to VIL in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.



### Table 10. Status Register Definition

R	R R	R	R	R	R	R	R			
15	14	13	12	11	10	9	8			
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R			
7	6	5	4	3	2	1	0			
SR.15 – SR.8 ENHANC SR.7 = WRITE 1 = Ready 0 = Busy SR.6 = BLOCI 1 = Block 0 = Block SR.5 = BLOCI (BEFCES 1 = Error	= RESERVED F EMENTS (R) E STATE MACH ( K ERASE SUSP Erase Suspende Erase in Progre	FOR FUTURE	/SMS) BESS) SE STATUS	3       2       1       0         NOTES:         Status Register indicates the status of the partition, not WSM (Write State Machine). Even if the SR.7 is "1", the WSM may be occupied by the other partition when the device is set to 2, 3 or 4 partitions configuration.         Check SR.7 to determine block erase, full chip erase, (page buffer) program or OTP program completion. SR.6 – SR.1 are invalid while SR.7 = "0".         If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, page buffer program, set/clear block lock bit, set block lock-down bit, set partition configuration register attempt, an improper command sequence was entered.						
STATUS 1 = Error	EBUFFER) PRO (PBPOPS) in (Page Buffer) sssful (Page Buff	Program or OTF	Program	The WSM inte Block Erase, F Program com	t provide a conti rrogates and inc full Chip Erase, ( mand sequence e feedback when	licates the VPP (Page Buffer) Pr s. SR.3 is not	level only after rogram or OTP guaranteed to			
1 = VPP L 0 = VPP C SR.2 = (PAGE	TATUS (VPPS) OW Detect, Ope K : BUFFER) PRO		ID STATUS	bit. The WSM Erase, Full C Program com depending on set. Reading t		block lock bit o ge Buffer) Pro es. It informs peration, if the b onfiguration code	only after Block gram or OTP the system, block lock bit is es after writing			
(PBPSS) 1 = (Page 0 = (Page	Buffer) Program Buffer) Program	n Suspended n in Progress/Co	mpleted	set. Reading the block lock configuration codes after writ the Read Identifier Codes/OTP command indicates blo lock bit status. SR.15 – SR.8 and SR.0 are reserved for future use a should be masked out when polling the status register.						
1 = Erase	E PROTECT ST or Program Atte tion Abort ked		ked Block,							
SR.0 = RESE	RVED FOR FUT	URE ENHANCE	MENTS (R)							



### Table 11. Extended Status Register Definition

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
ENHANCI XSR.7 = STA 1 = Page	R.15 – 8 = RESERVED FOR FUTURE ENHANCEMENTS (R) R.7 = STATE MACHINE STATUS (SMS) I = Page Buffer Program available D = Page Buffer Program not available				s that the enter the command Program comma	ES: ed command ( ed command is is not accepted and (E8H) shou available or not	accepted. If and a next Id be issued
	ESERVED FOI EMENTS (R)	R FUTURE				e reserved for fu polling the exte	



### Table 12. Partition Configuration Register Definition

-			-				-
R	R	R	R	R	PC2	PC1	PC0
15	14	13	12	11	10	9	8
R	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
PCR.15 – 11 ENHANC PCR.10 – 8 = 000 = No 001 = Pla (de 010 = Pla (de 011 = Pla The Dua two 110 = Pla The Dua two 110 = Pla The Dua two 101 = Pla Dua two	= RESERVEI CEMENTS (R) = PARTITION o partitioning. I ane 1-3 are me fault in a botto ane $0 - 1$ and F tition respective ane $0 - 2$ are r fault in a top p ane $2 - 3$ are r re are three partitions. ane $0 - 1$ are r re are three partitions. ane $0 - 1$ are r re are three partitions. ane $1 - 2$ are r re are three partitions.	CONFIGURAT CONFIGURAT Dual Work is no rged into one j om parameter o Plane2 – 3 are r	E FION (PC2-0) ot allowed. partition. device) nerged into one e partition. configuration. between any e partition. configuration. between any e partition. between any e partition.	111 = There an Each plan Dual worl partitions. PCR.7 – 0 = R Ef After power-up to "001" in a b parameter dev See Figure 4 for PCR.15 – 11	re four partitions e corresponds to k operation is ESERVED FOR NHANCEMENTS NOT o or device reset pottom parameter ice. or the detail on p and PCR.7 – 0 e masked out v	in this configuo e ach partitio available betw R FUTURE S (R) ES: , PCR10 – 8 ( er device and partition config are reserved	PC2 – 0) is set "100" in a top uration.

PC2	PC1	PC0	PARTITIONING FOR DUAL WORK	PC2	PC1	PC0	PARTITIONING FOR DUAL WORK
0	0	0	PARTITIONO BLANET PLANE3 PLANE3 PLANE3 PLANE3	0	1	1	PARTITION2 PARTITION1 PARTITION0 ENVICE CONVERSE PARTITION2 PARTITION1 PARTITION0 ENVICE PARTITION1 PARTITION0
0	0	1	PARTITION1 PARTITION0 DATE DATE DATE DATE DATE DATE DATE DATE	1	1	0	PARTITION2 PARTITION1 PARTITION0 EINVIL
0	1	0	PARTITION1 PARTITION0	1	0	1	PARTITION2 PARTITION1 PARTITION0 PARTITION2 PARTITION1 PARTITION2
1	0	0	PARTITION1 PARTITION0	1	1	1	PARTITIONS

Figure 4. Partition Configuration



## 4. ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings\*

Operating Temperature During Read, Erase and Program	-40°C to +85°C <sup>(1)</sup>
Storage Temperature During under Bias During non Bias	
Voltage On Any Pin (except $V_{DD}$ and $V_{PP}$ )	
$V_{\text{DD}}$ and $V_{\text{DDQ}}$ Supply Voltage	-0.2V to +3.9V <sup>(2)</sup>
V <sub>PP</sub> Supply Voltage	0.2V to +12.6V <sup>(2,3,4)</sup>
Output Short Circuit Current	

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### Notes:

1. Operating temperature is for extended temperature product defined by this specification.

- 2. All specified voltages are with respect to V<sub>SS</sub>. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>DD</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20 nS. Maximum DC voltage on input/output pins is V<sub>DD</sub> +0.5V, which, during transitions, may overshoot to V<sub>DD</sub> +2.0V for periods <20 nS.
- 3. Maximum DC voltage on  $V_{PP}$  may overshoot to +13.0V for periods <20 nS.
- 4. V<sub>PP</sub> erase/program voltage is normally 2.7V to 3.6V. Applying 11.7V to 12.3V to V<sub>PP</sub> during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V<sub>PP</sub> may be connected to 11.7V to 12.3V for a total of 80 hours maximum.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

#### **Operating Conditions**

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	NOTE
Operating Temperature	TA	-40	+25	+85	°C	
VDD Supply Voltage	Vdd	2.7	3.0	3.6	V	1
I/O Supply Voltage	Vddq	2.7	3.0	3.6	V	1
VPP Voltage when Used as a Logic Control	VPPH1	1.65	3.0	3.6	V	1
VPP Supply Voltage	VPPH2	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: VPP = VPPH1		100,000			Cycles	
Parameter Block Erase Cycling: VPP = VPPH1		100,000			Cycles	
Main Block Erase Cycling: VPP = VPPH2, 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: VPP = VPPH2, 80 hrs.				1,000	Cycles	
Maximum VPP hours at VPPH2				80	Hours	

Notes:

1. See DC Characteristics tables for voltage range-specific specification.

 Applying VPP = 11.7V to 12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to VPP = 11.7V to 12.3V is not allowed and can cause damage to the device.




### Capacitance<sup>(1)</sup>


TA = +25° C, f = 1 MHz

PARAMETER	SYM.	TYP.	MAX.	UNIT	CONDITION
Input Capacitance	Cin	6	8	pF	VIN = 0.0V
Output Capacitance	Соит	10	12	pF	Vout = 0.0V

Note: Sampled, not 100% tested.

## AC Input/Output Test Conditions








Figure 6. Transient Equivalent Testing Load Circuit

### Table 13. Configuration Capacitance Loading Value

TEST CONFIGURATION	CL(PF)
V <sub>DD</sub> = 2.7V to 3.6V	50



### **DC Characteristics**

PARAMETER		SYM.	TEST CONDITIONS	V <sub>DD</sub> :	= 2.7V to	3.6V	UNIT
		<b>3</b> T WI.	TEST CONDITIONS	Min.	Тур.	Max.	
Input Load Current (note 1)		ILI	$V_{DD} = V_{DD} Max.,$ $V_{DDQ} = V_{DDQ} Max.,$	-1.0		+1.0	μA
Output Leakage Current (note1)		I <sub>LO</sub>	$V_{DDQ} = V_{DDQ}$ in ax., $V_{IN}/V_{OUT} = V_{DDQ}$ or $V_{SS}$	-1.0		+1.0	μA
V <sub>DD</sub> Standby Current (note 1)		I <sub>CCS</sub>	$V_{DD} = V_{DD}$ Max. #CE = #RESET = $V_{DDQ} \pm 0.2V$ , #WP = $V_{DDQ}$ or $V_{SS}$		4	20	μA
V <sub>DD</sub> Automatic Power Saving (note 1, 4)	Current	I <sub>CCAS</sub>	$      V_{\text{DD}} = V_{\text{DD}} \text{ Max. #CE} = V_{\text{SS}} \\       \pm 0.2V, \text{ #WP} = V_{\text{DDQ}} \text{ or } V_{\text{SS}} $		4	20	μΑ
V <sub>DD</sub> Reset Power-Down Curre (note 1)	ent	I <sub>CCD</sub>	#RESET = $V_{SS} \pm 0.2V$		4	20	μA
Average V <sub>DD</sub> Read Current Normal Mode (note1, 7)		1	V <sub>DD</sub> = V <sub>DD</sub> Max., #CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> ,		15	25	mA
Average V <sub>DD</sub> Read Current Page Mode (note1, 7)	8 Word Read	I <sub>CCR</sub>	f = 5  MHz		5	10	mA
V <sub>DD</sub> (Page Buffer) Program C	urrent		V <sub>PP</sub> = V <sub>PPH1</sub>		20	60	mA
(note 1, 5, 7)		I <sub>CCW</sub>	$V_{PP} = V_{PPH2}$		10	20	mA
V <sub>DD</sub> Block Erase, Full Chip Er	ase		$V_{PP} = V_{PPH1}$		10	30	mA
Current (note 1, 5, 7)		I <sub>CCE</sub>	$V_{PP} = V_{PPH2}$		10	30	mA
V <sub>DD</sub> (Page Buffer) Program or Erase Suspend Current (note		I <sub>CCWS</sub> I <sub>CCES</sub>	#CE = V <sub>IH</sub>		10	200	μA
V <sub>PP</sub> Standby or Read Current (note 1, 6, 7)		I <sub>PPS</sub> I <sub>PPR</sub>	$V_{PP} \leq V_{DD}$		2	5	μA
V <sub>PP</sub> (Page Buffer) Program C	urrent		V <sub>PP</sub> = V <sub>PPH1</sub>		2	5	μA
(note 1, 5, 6, 7)		I <sub>PPW</sub>	V <sub>PP</sub> = V <sub>PPH2</sub>		10	30	mA
V <sub>PP</sub> Block Erase, Full Chip Er	ase		V <sub>PP</sub> = V <sub>PPH1</sub>		2	5	μA
Current (note 1, 5, 6, 7)		I <sub>PPE</sub>	V <sub>PP</sub> = V <sub>PPH2</sub>		5	15	mA
V <sub>PP</sub> (Page Buffer) Program Si	uspend		V <sub>PP</sub> = V <sub>PPH1</sub>		2	5	μA
Current (note 1, 6, 7)	•	I <sub>PPWS</sub>	V <sub>PP</sub> = V <sub>PPH2</sub>		10	200	μA
V <sub>PP</sub> Block Erase Suspend Cu	rrent (note		V <sub>PP</sub> = V <sub>PPH1</sub>		2	5	μA
1, 6, 7)		I <sub>PPES</sub>	V <sub>PP</sub> = V <sub>PPH2</sub>		10	200	μA



PARAMETER	SYM.	TEST	V <sub>DD</sub>	3.6V	UNIT	
	511.	CONDITIONS	Min.	Тур.	Max.	
Input Low Voltage (note 5)	$V_{\text{IL}}$		-0.4		0.4	V
Input High Voltage (note 5)	V <sub>IH</sub>		2.4		V <sub>DDQ</sub> +0.4	~
Output Low Voltage (note 5)	V <sub>OL</sub>	$V_{DD}$ = $V_{DD}$ Min., $V_{DDQ}$ = $V_{DDQ}$ Min., IoL = 100 $\mu$ A			0.2	V
Output High Voltage (note 5)	V <sub>OH</sub>	$V_{DD}$ = $V_{DD}$ Min., $V_{DDQ}$ = $V_{DDQ}$ Min., IOH = -100 $\mu$ A	V <sub>DDQ</sub> -0.2			V
V <sub>PP</sub> Lockout during Normal Operations (note 3, 5, 6)	V <sub>PPLK</sub>				0.4	V
V <sub>PP</sub> during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations (note 6)	V <sub>PPH1</sub>		1.65	3.0	3.6	v
V <sub>PP</sub> during Block Erase, (Page Buffer) Program or OTP Program Operations (note 6)	$V_{PPH2}$		11.7	12	12.3	v
V <sub>DD</sub> Lockout Voltage	$V_{LKO}$		1.5			V

Notes:

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{DD}$  = 3.0V and TA = +25° C unless  $V_{DD}$  is specified.
- I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> and I<sub>CCR</sub>.
- 3. Block erases, full chip erase, (page buffer) program and OTP program are inhibited when  $V_{PP} \leq V_{PPLK}$ , and not guaranteed in the range between  $V_{PPLK}$  (max.) and  $V_{PPH1}$  (min.), between  $V_{PPH1}$  (max.) and  $V_{PPH2}$  (min.) and above  $V_{PPH2}$  (max.).
- 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (tavqv) provide new data when address are changed.
- 5. Sampled, not 100% tested.
- V<sub>PP</sub> is not used for power supply pin. With V<sub>PP</sub> ≤ V<sub>PPLK</sub>, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying 12V  $\pm 0.3V$  to V V<sub>PP</sub> provides fast erasing or fast programming mode. In this mode, V<sub>PP</sub> is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V<sub>DD</sub> power bus.

Applying 12V  $\pm 0.3V$  to V<sub>PP</sub> during erase/program can only be done for a maximum of 1,000 cycles on each block. V<sub>PP</sub> may be connected to 12V  $\pm 0.3V$  for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.



### AC Characteristics - Read-only Operations(1)

 $V_{\text{DD}}$  = 2.7V to 3.6V, TA = -40°C to +85°C

PARAMETER	SYM.	MIN.	MAX.	UNIT
Read Cycle Time	t <sub>AVAV</sub>	80		nS
Address to Output Delay	t <sub>AVQV</sub>		80	nS
#CE to Output Delay (note 3)	t <sub>ELQV</sub>		80	nS
Page Address Access Time	t <sub>APA</sub>		35	nS
#OE to Output Delay (note 3)	t <sub>GLQV</sub>		20	nS
#RESET High to Output Delay	t <sub>PHQV</sub>		150	nS
#CE or #OE to Output in High Z, whichever Occurs First (note 2)	$t_{\text{EHQZ},} t_{\text{GHQZ},}$		20	nS
#CE to Output in Low Z (note 2)	t <sub>ELQX</sub>	0		nS
#OE to Output in Low Z (note 2)	t <sub>GLQX</sub>	0		nS
Output Hold from first Occurring Address, #CE or #OE Change (note 2)	t <sub>он</sub>	0		nS
Address Setup to #CE, #OE, Going Low for Reading Status Register (note 4,6)	$t_{AVEL,} t_{AVGL}$	10		nS
Address Hold from #CE, #OE, Going Low for Reading Status Register (note 5,6)	$t_{ELAX,} t_{GLAX}$	30		nS
#CE, #OE Pulse Width High for Reading Status Register (note 6)	$t_{\rm EHEL,} t_{ m GHGL}$	30		nS

Notes:

1. See AC Input/Output Reference Waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. #OE may be delayed up to  $t_{ELQV}$  to  $t_{GLQV}$  after the falling edge of #CE without impact to  $t_{ELQV}$ .

4. Address setup time ( $t_{AVEL}$  to  $t_{AVGL}$ ) is defined from the falling edge of #CE or #OE (whichever goes low last).

5. Address hold time (t<sub>ELAX</sub> to t<sub>GLAX</sub>) is defined from the falling edge of #CE or #OE (whichever goes low last).

6. Specifications  $t_{AVEL}$ ,  $t_{AVGL}$ ,  $t_{ELAX}$ ,  $t_{GLAX}$ , and  $t_{EHEL}$ ,  $t_{GHGL}$  for read operations apply to only status register read operations.




Figure 7. AC Waveform for Single Asynchronous Read Operations from Status Register, Identifier codes, OTP Block or Query Code




Figure 8. AC Waveform for Asynchronous Page Mode Read Operations from Main Blocks or Parameter Blocks



#### AC Characteristics - Write Operations<sup>(1, 2)</sup>

 $V_{DD}$  = 2.7V to 3.6V, TA = -40°C to +85°C

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Write Cycle Time	t <sub>AVAV</sub>	80		nS
#RESET High Recovery to #WE(#CE) Going Low (note 3)	t <sub>PHWL</sub> (t <sub>PHEL</sub> )	150		nS
#CE(#WE) Setup to #WE(#CE) Going Low	$t_{ELWL}(t_{WLEL})$	0		nS
#WE(#CE) Pulse Width (note 4)	t <sub>wLWH</sub> (t <sub>ELEH</sub> )	50		nS
Data Setup to #WE(#CE) Going High (note 8)	t <sub>DVWH</sub> (t <sub>DVEH</sub> )	40		nS
Address Setup to #WE(#CE) Going High (note 8)	t <sub>AVWH</sub> (t <sub>AVEH</sub> )	50		nS
#CE(#WE) Hold from #WE(#CE) High	t <sub>when</sub> (t <sub>ehwh</sub> )	0		nS
Data Hold from #WE(#CE) High	$t_{WHDX}(t_{EHDX})$	0		nS
Address Hold from #WE(#CE) High	$t_{WHAX}(t_{EHAX})$	0		nS
#WE(#CE) Pulse Width High (note 5)	t <sub>WHWL</sub> (t <sub>EHEL</sub> )	30		nS
#WP High Setup to #WE(#CE) Going High (note 3)	t <sub>sнwн</sub> (t <sub>sнeн</sub> )	0		nS
V <sub>PP</sub> Setup to #WE(#CE) Going High (note 3)	t <sub>vvwH</sub> (t <sub>vvEH</sub> )	200		nS
Write Recovery before Read	$t_{WHGL}(t_{EHGL})$	30		nS
#WP High Hold from Valid SRD (note 3,6)	t <sub>QVSL</sub>	0		nS
V <sub>PP</sub> Hold from Valid SRD (note 3,6)	t <sub>QVVL</sub>	0		nS
#WE(#CE) High to SR.7 Going "0" (note 3,7)	t <sub>WHR0</sub> (t <sub>EHR0</sub> )		t <sub>AVQV</sub> +50	nS

Notes:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either #CE or #WE.

3. Sampled, not 100% tested.

4. Write pulse width (twp) is defined from the falling edge of #CE or #WE (whichever goes low last) to the rising edge of #CE or #WE (whichever goes high first). Hence, twp = twLwH = teLeH = twLeH = teLwH.

5. Write pulse width high (twPH) is defined from the rising edge of #CE or #WE (whichever goes high first) to the falling edge of #CE or #WE (whichever goes low last). Hence, twPH = twHWL = tEHEL = twHEL = tEHWL.

6. VPP should be held at VPP = VPPH1/2 until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5 = 0) and held at VPP = VPPH1 until determination of full chip erase success (SR.1/3/5 = 0).

7. twhro (tEHRO) after the Read Query or Read Identifier Codes/OTP command = tavqv+100 nS.

8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.






Figure 9. AC Waveform for Write Operations

#### Notes:

- 1. VDD power-up and standby.
- 2. Write each first cycle command.
- 3. Write each second cycle command or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. For read operation, #OE and #CE must be driven active, and #WE de-asserted.



### **Reset Operations**




Figure 10. AC Waveform for Reset Operation

### **Reset AC Specifications**

 $V_{DD}$  = 2.7V to 3.6V, TA = -40°C to +85°C

PARAMETER	SYM.	MIN.	MAX.	UNIT
#RESET Low to Reset during Read	+	100		20
(#RESET should be low during power-up.) (note 1, 2, 3)	ι <sub>PLPH</sub>	100		nS
#RESET Low to Reset during Erase or Program (note 1, 3, 4)	t <sub>PLRH</sub>		22	μS
V <sub>DD</sub> 2.7V to #RESET High (note 1, 3, 5)	t <sub>2VPH</sub>	100		nS
V <sub>DD</sub> 2.7V to Output Delay (note 3)	t <sub>vhqv</sub>		1	mS



#### Notes:

- 1. A reset time, tPHQV, is required from the later of SR.7 going "1" or #RESET going high until outputs are valid. Refer to AC Characteristics Read-Only Operations for tPHQV.
- 2. tPLPH is <100 nS the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If #RESET asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100 nS.
- 5. When the device power-up, holding #RESET low minimum 100ns is required after VDD has been in predefined range and also has been in stable there.

# Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance<sup>(3)</sup>

 $V_{\text{DD}}$  = 2.7V to 3.6V, TA = -40°C to +85°C

PARAMETER SYM		PAGE BUFFER COMMAND IS	V <sub>PP</sub> = V <sub>PPH1</sub> (IN SYSTEM)			V <sub>PP</sub> = V <sub>PPH2</sub> (IN MANUFACTURING)			UNIT
		USED OR NOT USED	MIN.	<b>TYP</b> . <sup>(1)</sup>	MAX. <sup>(2)</sup>	MIN.	<b>TYP</b> . <sup>(1)</sup>	MAX. <sup>(2)</sup>	
4K-Word Parameter Block	+	Not Used		0.05	0.3		0.04	0.12	S
Program Time (note 2)	t <sub>WPB</sub>	Used		0.03	0.12		0.02	0.06	S
32K-Word Main Block	t	Not Used		0.38	2.4		0.31	1.0	S
Program Time (note 2)	t <sub>WMB</sub>	Used		0.24	1.0		0.17	0.5	S
Word Dragrom Time (note 2)	t <sub>wHQV1/</sub>	Not Used		11	200		9	185	μS
Word Program Time (note 2)	t <sub>EHQV1</sub>	Used		7	100		5	90	μS
OTP Program Time (note 2)	t <sub>WHOV1/</sub> t <sub>EHOV1</sub>	Not Used		36	400		27	185	μS
4K-Word Parameter Block Erase Time (note 2)	$t_{WHQV2/}$ $t_{EHQV2}$	-		0.3	4		0.2	4	S
32K-Word Main Block Erase Time (note 2)	t <sub>WHQV3/</sub> t <sub>EHQV3</sub>	-		0.6	5		0.5	5	S
Full Chip Erase Time (note 2)				80	700				S
(Page Buffer) Program Suspend Latency Time to Read (note 4)	t <sub>whRH1/</sub> t <sub>EHRH1</sub>	-		5	10		5	10	μS
Block Erase Suspend Latency Time to Read (note 4)	t <sub>WHRH2/</sub> t <sub>EHRH2</sub>	-		5	20		5	20	μS
Latency Time from Block Erase Resume Command to Block Erase Suspend Command (note 5)	T <sub>ERES</sub>	-	500			500			μS

#### Notes:

1. Typical values measured at V<sub>DD</sub> = 3.0V, V<sub>PP</sub> = 3.0V or 12V, and T<sub>A</sub> = +25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.



4. A latency time is required from writing suspend command (#WE or #CE going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than tEREs and its sequence is repeated, the block erase operation may not be finished.

### 5. ADDITIONAL INFORMATION

#### **Recommended Operating Conditions**

#### At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



#### Rise and Fall Time

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
V <sub>DD</sub> Rise Time (note 1)	t <sub>VR</sub>	0.5	30000	μ <b>S</b> / V
Input Signal Rise Time (note1, 2)	t <sub>R</sub>		1	μS/ V
Input Signal Fall Time (note1, 2)	t <sub>F</sub>		1	μ <b>S</b> / V

Notes:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

#### **Glitch Noises**

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).



### 6. ORDERING INFORMATION

PART NO.				PACKAGE
	(nS)	(°C)		
W28F641BT80L	80	-40° C to 85° C	Bottom Boot	48-Pin TSOP
W28F641BB80L	80	-40° C to 85° C	Bottom Boot	48-Ball TFBGA
W28F641TT80L	80	-40° C to 85° C	Top Boot	48-Pin TSOP
W28F641TB80L	80	-40° C to 85° C	Top Boot	48-Ball TFBGA

#### Notes:

1. Winbond reserves the right to make changes to its products without prior notice.

2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

INCH

-

0.008 0.010 0.012

0.312 0.320 0.328

0.150 BASIC

0.210

0.004 BASIC

0.015 0.016 0.017

0.030 BASIC

NOM. MAX.

0.042


MIN.

-




### 7. PACKAGE DIMENSIONS

### 48-pin Standard Thin Small Outline Package (measured in millimeters)



#### 48-ball TFBGA (8 mm x 11 mm) (measurements in millimeters)





### **8. VERSION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION
A1	Jan. 7, 2003	-	Initial Issued
A2	Feb. 17, 2003	29	Modify TFBGA Package Dimension drawing
A3	March 27, 2003	All	Typo Correction



Headquarters No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

 Taipei Office

 9F, No.480, Rueiguang Rd.,

 Neihu District, Taipei, 114,

 Taiwan, R.O.C.

 TEL: 886-2-8177-7168

 FAX: 886-2-8751-3579

Winbond Electronics Corporation America 2727 North First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800 Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai, 200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.