

AK681024G 1 Meg x 8 SRAM MODULE

DESCRIPTION


The Accutek AK681024G is a high density static RAM memory module as 1Meg X 8 bit words. The assembly consists of eight medium speed 128K X 8 SRAMs in thin TSOP packages, plus a CMOS decoder logic IC and decoupling capacitor chips, mounted on both surfaces of a low-profile printed circuit board. The module configuration is a 36 pin leaded SIP.

The memory operates as a single asynchronous 1Meg X 8 SRAM from a 5V supply, and has common I/O, chip enable, output enable and write enable functions. With the proper choice of SRAMs, it is available in three separate low-standby-power configurations, with access times of 55, 70, 85 or 100 nSEC.

The combination of low power, low profile and high density packaging offered by the AK681024G makes it ideal for use in applications where board space and available power are limited and extremely low access times are not required. It is especially useful in VMEbus designs and in places where very close module-to-module spacing is dictated.

FEATURES

- 1,048,576 x 8 bit organization
- JEDEC Standard 36 pin SIP format
- Common I/O, single OE, CE and WE functions
- Low 0.540 inch maximum seated height and thin profile allow maximum board density
- Range of access times from 55 to 100 nSEC
- Low, low-low and ultra-low standby power level versions available



- Single +5V (±10%) power supply
- Operating free air temerature 0°C to 70°C (Industrial range version of -10°C to 85°C also available)
- Completely static and asynchronous, no clock or timing strobe required
- Low
 90 Watt Max Active
 120 μ Watt Max Standby

Low Low 90 Watt Max Active 80 µ Watt Standby


PIN NOMENCLATURE

DQ ₀ - DQ ₇	Data In/Data Out
A ₀ - A ₁₉	Address Inputs
CE	Chip Enable
WE	Write Enable
ŌĒ	Output Enable
Vcc	5v Supply
Vss	Ground
NC	No Connection

\mathbf{N}	ASSI	GNI	MEN	

PIN #	BYMBOL	PIN #	SYMBOL.	PIN #	SYMBOL	PIN #	SYMBOL.
1	NC	10	A4	19	JЮ	28	A7
2	Vcc	11	Vss	20	A ₁₅	29	A ₀
3	WE	12	DQ ₅	21	A ₁₆	30	Ag
4	DQ₂	13	A ₁₀	22	A ₁₂	31	DQ ₇
5	DQ₃	14	A11	23	A ₁₈	32	DQ₄
6	DQ₀	15	As	24	As	33	DQ ₆
7	Αı	16	A ₁₃	25	DQ ₁	34	A ₁₇
8	A₂	17	A14	26	Vss	35	Vcc
. 9	A₃	18	A ₁₉	27	Ao	36	ŌE

FUNCTIONAL DIAGRAM



MODULE OPTIONS

Leaded SIP: AK681024G	

■ 0107647 0000069 456 **■**

ORDERING INFORMATION

PART NUMBER CODING INTERPRETATION

Position

Product AK = Accutek Memory

Type

= Dynamic RAM

5 = CMOS Dynamic RAM

= Static RAM

Organization/Word Width

1 = by 1 16 = by 16 4 = by 4 32 = by 32 8 = by 8 36 = by 36

9 = by 9

Size/Bits Depth

64 = 64K 4096 4 MEG =

256 = 256K 8192 8 MEG =

1024 = 1 MEG

16384 **16 MEG**

Package Type

G = Single In-Line Package (SIP)

S = Single In-Line Module (SIM)

D = Dual In-Line Package (DIP)

W = .050 inch Pitch Edge Connect

Z = Zig-Zag In-Line Package (ZIP)

Special Designation

P = Page Mode

N = Nibble Mode

K = Static Column Mode

W = Write Per Bit Mode

V = Video Ram

Separator

- = Commercial 0°C to +70°C

M = Military Equivalent Screened (-55°C to +125°C)

Industrial Temperature Tested

(-45°C to +85°C)

X = Burned In

Speed (first two significant digits)

DRAMS

SRAMS $60 = 60 \, \text{nS}$ 12 = 12 nS

70 = 70 nS 20 =20 nS

80 nS ജവ =

25 =25 nS

 $10 = 100 \, \text{nS}$

35 =35 nS

The numbers and coding on this page do not include all variations available but are shown as examples of the most widely used variations. Contact Accutek if other information is required.

EXPAMPLES:

AK681024G-70LL

1 Meg x 8, 70 nSEC Low Low Power SRAM Module, SIP Configuration

AK681024G-100L

1 Meg x 8, 100 nSEC Low Power SRAM Module, SIP Configuration




ACCUTEK MICROCIRCUIT CORPORATION **BUSINESS CENTER at NEWBURYPORT** 2 NEW PASTURE ROAD, SUITE 1 NEWBURYPORT, MA 01950-4054 PHONE: 508-465-6200 FAX: 508-462-3396

■ 0107647 0000070 178

MECHANICAL DIMENSIONS

Inches



Accutek Reserves the right to make changes in specifications at any time and without notice. Accutek does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied. Preliminary data sheets contain minimum and maximum limits based upon design objectives, which are subject to change upon full characterization over the specific operating conditions.