


CD501BR Series

TTL Digital Delay Module, 14 PIN 5 TAP

T-47-13

- TTL input and outputs
- Precise and stable delays
- Reliable hybrid construction
- No external components required
- Fan out 10TTL loads/tap, 20TTL loads/package
- Operating temperature 0° to 70°C
- Storage temperature -55° to +125°C



14 PIN DIP

Electrical Characteristics:

V _{IH} (High level input voltage)	2.0 to 5.0V
I _{IH} (High level input current)	50 μ A Max.
V _{IL} (Low level input voltage)	0.8 V Max.
I _{IL} (Low level input current)	-2 ma Max.
V _{OH} (High level output voltage)	2.5 V Min.
V _{OL} (Low level output voltage)	0.5 V Max.
V _{CC} (Supply voltage)	5.0 V $\pm$ 0.25 V DC
I _{CC} (Supply current)	75 ma Max.

Mechanical Specifications:

Case: Epoxy filled D.A.P.
Leads: Tinned Cu. or equiv.
Marking: White epoxy ink

Input & test conditions are not limiting parameters
All digital delay modules can be operated at conditions other than specified.
Since accuracies may be slightly affected, we suggest that the module be evaluated under specific operating conditions.

Also Available:



Intermediate delays
Non-symmetrical tap delays
Tighter delay tolerances
Falling edge delay specifications

Specifications subject to change without notice.

Automatic Coil Part Number	Total Delay (NS $\pm$ 5% or $\pm$ 2NS Whichever is Greater)	Tap Intervals (NS $\pm$ 10% or $\pm$ 2NS Whichever is Greater)
CD501BR126	25	5
CD501BR127	50	10
CD501BR128	100	20
CD501BR129	150	30
CD501BR130	200	40
CD501BR131	250	50
CD501BR132	500	100
CD501BR133	1000	200

Output rise times (TPLH) 2NS max. (.8 to 2.0 V level).

Pin numbers for reference only

**Test Conditions:**

- 1) All measurements are made @ 25 °C
- 2) VCC is maintained @ 5.0 VDC
- 3) All measurements are made with no loads on outputs
- 4) Delays are measured @ 1.5V level
- 5) Delays & tolerances for leading edges only (TPLH)-falling edges (TPHL) closely matched to TPLH

Input Conditions:

- 1) Pulse amplitude: 3.20V
- 2) Input rise time: 3.0 NS (10 to 90%)
- 3) Pulse width: 2 x total delay
- 4) Duty cycle: < 25%